Hardware software interface
1. Processor issues Write request: Global controller issues appropriate
IE signal for the latch. The read cycles can not overlap. When all input signals
available, ready signal is issued.
2. Read action: controller checks if corresponding module has completion
signals set. After completion is set, OE signals for the output latch is set.