Future Work
Enhance an Embedded processor for geometric transformations
Scale the system with a parallel architecture (i.e. mini-frame buffers)
Add modern features such as mip-mapping, per-pixel operations, and z-buffer compression (or pyramidal)
Cache implementations for the system : new localities and enhanced memories