Verification Procedures

• Verification

  • Simulate memory accesses for cache optimization
  • Simulate Architecture for flow and control verification
  • Simulate Rasterization with fixed and floating to show possible error rates
  • Create a hardware model and verify with FPGA

Previous slide

Next slide

Back to first slide

View graphic version