8.5. A minimal state table is

Present	Next	Output	
state	w = 0	w = 1	z
А	А	В	0
В	Е	С	0
С	D	С	0
D	А	F	1
E	А	F	0
F	E	С	1

8.6. An initial attempt at deriving a state table may be

Present	Next	state	Output z	
state	w = 0	w = 1	w = 0	w = 1
А	А	В	0	0
В	D	С	0	0
С	D	С	1	0
D	А	Е	0	1
E	D	С	0	0

States B and E are equivalent; hence the minimal state table is

Present	Next state		Output z	
state	w = 0	w = 1	w = 0	w = 1
А	А	В	0	0
В	D	С	0	0
С	D	С	1	0
D	А	В	0	1

8.7. For Figure 8.51 have (using the straightforward state assignment):

	Present	Next		
	state	w = 0	w = 1	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$	$Y_3Y_2Y_1$	z
Α	000	001	010	1
В	001	011	101	1
С	010	101	$1 \ 0 \ 0$	0
D	011	001	110	1
Е	$1 \ 0 \ 0$	101	010	0
F	101	$1 \ 0 \ 0$	011	0
G	110	101	110	0

This leads to

$$\begin{array}{rcl} Y_3 & = & \overline{w}y_3 + \overline{y}_1y_2 + wy_1\overline{y}_3 \\ Y_2 & = & wy_3 + w\overline{y}_1\overline{y}_2 + wy_1y_2 + \overline{w}y_1\overline{y}_2\overline{y}_3 \\ Y_1 & = & \overline{y}_3\overline{w} + \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z & = & y_1\overline{y}_3 + \overline{y}_2\overline{y}_3 \end{array}$$

For Figure 8.52 have

	Present	Next state		
	state	w = 0	w = 1	Output
	y_2y_1	Y_2Y_1	Y_2Y_1	z
A	0 0	01	10	1
В	01	0 0	11	1
С	10	11	10	0
F	11	10	0 0	0

This leads to

$$\begin{array}{rcl} Y_2 &=& \overline{w}y_2 + \overline{y}_1y_2 + w\overline{y}_2 \\ Y_1 &=& \overline{y}_1\overline{w} + wy_1\overline{y}_2 \\ z &=& \overline{y}_2 \end{array}$$

Clearly, minimizing the number of states leads to a much simpler circuit.

8.8. For Figure 8.55 have (using straightforward state assignment):

	Present	Next state				
	state	DN=00	01	10	11	Output
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$				z
S 1	0000	0000	0010	0001	_	0
S 2	0001	0001	$0\ 0\ 1\ 1$	0100	_	0
S 3	0010	0010	0101	0110	_	0
S 4	0011	0000	_	_	_	1
S5	0100	0010	_	_	_	1
S6	0101	0101	0111	$1\ 0\ 0\ 0$	_	0
S 7	0110	0000	—	—	—	1
S 8	0111	0000	—	—	—	1
S9	1000	0010	_	_	_	1

The next-state and output expressions are

$$\begin{array}{rcl} Y_4 &=& Dy_3\\ Y_3 &=& Dy_1 + Dy_2 + Ny_2 + \overline{D}y_3\overline{y}_2y_1\\ Y_2 &=& N\overline{y}_2 + y_3\overline{y}_1 + \overline{N}\overline{y}_3y_2\overline{y}_1\\ Y_1 &=& Ny_2 + D\overline{y}_2\overline{y}_1 + \overline{D}\overline{y}_2y_1\\ z &=& y_4 + y_1y_2 + \overline{y}_1y_3 \end{array}$$

Using the same approach for Figure 8.56 gives

	Present	Next state				
	state	DN=00	01	10	11	Output
	$y_3y_2y_1$	$Y_3Y_2Y_1$				z
S 1	000	000	010	001		0
S2	001	001	011	$1 \ 0 \ 0$	_	0
S 3	010	010	001	011	—	0
S 4	011	000	—	_	—	1
S5	100	010	_	_	_	1

The next-state and output expressions are:

$$\begin{array}{rcl} Y_3 &=& D\overline{y}_2y_1\\ Y_2 &=& y_3 + \overline{N}y_2\overline{y}_1 + N\overline{y}_2\\ Y_1 &=& \overline{D}\overline{y}_2y_1 + Ny_2\overline{y}_1 + D\overline{y}_3\overline{y}_1\\ z &=& y_3 + y_2y_1 \end{array}$$

These expressions define a circuit that has considerably lower cost that the circuit resulting from Figure 8.55.

Present	Next state		Output z	
state	k = 0	k = 1	k = 0	k = 1
А	В	А	0	0
В	С	А	0	0
С	D	А	0	0
D	D	А	1	0

8.9. To compare individual bits, let $k=w_1\oplus w_2.$ Then, a suitable state table is

The state-assigned table is

Present	Next State		Output	
state	k = 0 k = 1		k = 0	k = 1
y_2y_1	Y_2Y_1	Y_2Y_1	z	z
00	01	00	0	0
01	10	00	0	0
10	11	00	0	0
11	11	00	1	0

The next-state and output expressions are

$$Y_2 = \overline{k}y_1 + \overline{k}y_2$$

$$Y_1 = \overline{k}\overline{y}_1 + \overline{k}y_2$$

$$z = \overline{k}y_1y_2$$

Next state		Output
w = 0	w = 1	Z
В	С	0
D	Е	0
Е	D	0
F	G	0
F	F	0
А	А	0
А	А	1
	Next w = 0 B D E F F A A	Next state $w = 0$ $w = 1$ BCDEEDFGFFAAAA

8.11. A possible minimum state table for a Moore-type FSM is