.

# Texas A&M University Department of Electrical and Computer Engineering

## ECEN 720 - High-Speed Links

# Spring 2023

# Exam #2

### Instructor: Sam Palermo

- Please write your name in the space provided below
- Please verify that there are 7 pages in your exam
- Good Luck!

Problem	Score	Max Score
1		35
2		30
3		35
Total		100

Name: \_\_\_\_\_SAM PALERMO

UIN:\_\_\_\_\_

۱


٠

	L DEK		1721		
BER	$Q_{\text{BER}}$	BER	$Q_{\text{BER}}$	BER	$Q_{BER}$
$ \frac{1 \times 10^{-3}}{1 \times 10^{-4}} \\ \frac{1 \times 10^{-5}}{1 \times 10^{-5}} \\ \frac{1 \times 10^{-5}}{1 \times 10^{-7}} \\ \frac{1 \times 10^{-8}}{1 \times 10^{-9}} $	6.180 7.438 8.530 9.507 10.399 11.224 11.996	$1 \times 10^{-10} \\ 1 \times 10^{-11} \\ 1 \times 10^{-12} \\ 1 \times 10^{-13} \\ 1 \times 10^{-14} \\ 1 \times 10^{-15} \\ 1 \times 10^{-16} $	12.723 13.412 14.069 14.698 15.301 15.882 16.444	$1 \times 10^{-17} \\ 1 \times 10^{-13} \\ 1 \times 10^{-19} \\ 1 \times 10^{-20} \\ 1 \times 10^{-21} \\ 1 \times 10^{-22} \\ 7.7 \times 10^{-24}$	16.987 17.514 18.026 18.524 19.010 19.484 20.000

TABLE 13-1.  $Q_{\text{BER}}$  as a Function of the Bit Error Rate

#### Problem 1 (35 points)

This problem involves the design of an active continuous-time linear equalizer (CTLE) for a 25Gb/s system. The CTLE should have a bandwidth of 17.5GHz, an ideal peaking at 12.5GHz that is 12dB higher than the low-frequency gain of -6dB. Assuming the maximum zero frequency, give the input transistor's g<sub>m</sub> and the values for R<sub>D</sub>, R<sub>S</sub>, and C<sub>S</sub>. You can neglect all of the transistor capacitors, i.e. only consider capacitors that are explicitly drawn in your analysis. Also assume that all transistors operate in the saturation region and have infinite output resistance.



•

i. If I want to decrease the ideal peaking ratio to 6dB without changing the first pole,  $\omega_{p1}$ , how should I change the CTLE?

ii. If I want to move the zero frequency  $f_z$  to 1GHz without impacting the original ideal peaking ratio of 12dB, how should I change the CTLE?

$$I deal feaking kario = \frac{w_{Pl}}{w_{Z}} = \frac{1 + \frac{9mR_{s}}{Z}}{R_{s}G_{s}} (R_{s}G_{s})$$
$$= 1 + \frac{9mR_{s}}{Z}$$

$$W_{2} = \frac{1}{R_{s}C_{s}} \implies (an tune (s u/s impacting peaking))$$


$$C_{s} = \frac{1}{R_{s}\omega_{z}} = \frac{1}{(2.73kn)(2\pi)(14Hz)}$$

$$C_{s} = 58.3fz$$

### Problem 2 (30 points)

This problem involves the voltage noise budgeting of a serial link system. Here we will conservatively assume that all distributions combine in a worst-case manner. The system consists of a transmitter with a 3-tap FIR filter which sends NRZ bits over a channel to a receiver modeled as a simple amplifier followed by a comparator. Each receiver block has a noise component which should be referred to the receiver input.

Arterhator = 1 - Etaps = 1 - 0,7 = 0.3



Complete the following noise budget table assuming a TX peak differential swing of  $0.5V_{ppd}$  and a target BER=10<sup>-15</sup>. You can refer to the Q<sub>BER</sub> table on page 2 if needed. (10 points)

Parameter	Kn	RMS	Value (BER=10 <sup>-15</sup> )
Peak Differential Swing, V <sub>swing</sub>			0.5V
RX Offset + Sensitivity			5mV
Power Supply Noise			10mV
Residual ISI	0.05		= 7.5mV
Crosstalk	0.05		= 25mV $= 25mV$
Random Noise		= 1,8/mV	= 28,7mV
Attenuation (TX FIR)	= 0,3		= 150mV
Total Noise			
Differential Eye Height Margin			= 243.7mV = 256.3mV

What is the minimum peak differential swing,  $V_{swing}$ , for a **BER=10**<sup>-15</sup>, i.e. as the differential eye height margin goes to zero?  $V_{\ell} \cdot (1 - \zeta_{s} \chi_{0}) \cong \mathcal{F}_{i} \times \mathcal{O}_{s} \mathcal{O}_{s} \mathcal{O}_{s}$ 

$$\operatorname{Swing}(1 - \xi K_n) = +i \operatorname{kes} \operatorname{Noise} = \frac{43.7nv}{1 - \xi K_n} = \frac{43.7nv}{1 - \nu A} = 72.8 \text{mV}$$


What is the minimum peak differential swing,  $V_{swing}$ , for a **BER=10**<sup>-12</sup>, i.e. as the differential eye height margin goes to zero?

$$V_{swing} \stackrel{\geq}{=} \frac{40.5 \text{mV}}{1-0.4} = 67.5 \text{mV}$$

Ti

#### Problem 3 (35 points)

This problem investigates a simple PLL-based CDR which can be modeled by the simplified transfer function below. Assume that the only source of random noise in the PLL-based CDR below is from the VCO, which has  $\kappa = 5 \times 10^{-9} \sqrt{s}$  and the PLL has a loop bandwidth  $f_L=10$ MHz. What is the **self-referenced accumulated rms jitter**,  $\sigma_T = \sqrt{2}\sigma_x$ ?




$$\sigma_T = G 3 f$$

Assume that the PLL is used in a 25Gb/s NRZ half-rate system and the 12.5GHz VCO has a duty cycle error of ±1ps which you can model as a deterministic jitter component, DJ=2ps. Including this DJ and the transmit-clock referenced  $\sigma_x$  above, what is the 25Gb/s timing margin for a BER=10<sup>-15</sup>?  $\tau_{0+\alpha}(\frac{1}{2})$  +  $\tau_{0+\alpha}(\frac{1}{2})$  +  $\tau_{0+\alpha}(\frac{1}{2})$  = 0.09PS $\tau_{0+\alpha}(\frac{1}{2})$  +  $\tau_{0+\alpha}(\frac{1}{2})$  = 0.09PS = 0.09PS

$$= 0.77 \cup T$$
Using this timing margin value and assuming that the input data has ONLY a sinusoidal jitter component,  

$$= 0.77 \cup T$$
Using this timing margin value and assuming that the high frequency timing margin and the key

Using this timing margin value and assuming that the input data has ONLY a sinusoidal jitter component, sketch the jitter tolerance plot versus frequency. Label the high frequency timing margin and the key frequencies and slopes in the plot.  $\tau w$ 



$$TOL(s) = \frac{TM}{1 - \frac{D_{sur}(s)}{\Phi_{fa}(s)}}$$

7