# IBM90nm – FO4 Delay

ECEN689 High Speed I/O Dr Samuel Palermo Ref : Dr Silva [EE474 Lab manuel] http://engineering.tamu.edu/electrical/employee-resources/unixlinux-resources-helpdesk

Note: Their is a typo in the paths below. It sould be /**home**/faculty/...... i.e. "home" not "homes"

## Starting Cadence for the First Time

# -Course Directory : /homes/faculty/shared/ECEN689\_605

- 1. Make EE689 folder in your home director : mkdir ECEN689
- 2. Go to the EE689 : cd ECEN689
- 3. Copy model(directory), cds.lib(file), and ncsu from course directory

cp -rf /homes/faculty/shared/ECEN689\_605/model . cp -rf /homes/faculty/shared/ECEN689\_605/cds.lib . cp -rf /homes/faculty/shared/ECEN689\_605/ncsu .

4. Run cadence => ./ncsu

```
[yxs4875@apollo ~]$ cd ECEN689/
[yxs4875@apollo ~/ECEN689]$ 11
total 0
[yxs4875@apollo ~/ECEN689]$ cp -rf /homes/faculty/shared/ECEN689_605/model .
[yxs4875@apollo ~/ECEN689]$ cp -rf /homes/faculty/shared/ECEN689_605/mcsu .
[yxs4875@apollo ~/ECEN689]$ cp -rf /homes/faculty/shared/ECEN689_605/mcsu .
[yxs4875@apollo ~/ECEN689]$ 11
total 12
-rwxr-xr-x 1 yxs4875 grad 62 Jan 27 12:41 cds.lib
drwxr-xr-x 2 yxs4875 grad 62 Jan 27 12:41 model
-rwxr-xr-x 1 yxs4875 grad 261 Jan 27 12:41 ncsu
[yxs4875@apollo ~/ECEN689]$ ./ncsu
[1] 21064
```

# **Creating a Library**

#### 1. From the CIW select Tools $\rightarrow$ Library Manager to load the Library Manager

Library Manager: WorkArea: /homes/grad/yxs4875/689	Ь3	
<u>E</u> ile <u>E</u> dit <u>V</u> iew <u>D</u> esign Manager <u>H</u> elp		cādence
Show Categories Show Files	Cell inv4 Inv4	View       schematic        View     Lock       Size       Schematic       yxs4875@apollo.ece.tamu.edu       30k
Messages		

2. Do not Attach to an existing techfile due to using IBM90nm Model which is not support by cadence.

#### **Creating a Schematic**

The first circuit we will design is a simple inverter. Select which library you want to put the cell into, in this case "INV4", and then File  $\rightarrow$  New  $\rightarrow$  Cell. Name your cell inverter. The tool you want to use here is Composer-Schematic



After selecting OK, the schematic window opens. We wish to add two transistors so that we can make an inverter. To do this we need to add an instance. You can do this by either clicking Add  $\rightarrow$  Instance or by pressing "i" on the keyboard. A window titled "Component Browser" should pop up. Make sure that the library analogLib is selected. Select N\_Transistors and then nmos4. Go back to the schematic and select where you would like to add the NMOS transistor. Go back to the Component Browser and select P\_transistors and then pmos4. Add this transistor to your schematic. Hit ESC to exit the Add Instance mode. Connect components together using wires. You can select Add  $\rightarrow$  Wire or use the "w" hotkey. To change the properties of a device use Edit  $\rightarrow$  Properties  $\rightarrow$  Objects or use the "q" hotkey.

#### Virtuoso® Analog Design Environment L Editing: INV\_4 inv4 schematic Launch File Edit View Create Check Options Migrate Window NCSU Hel 🛅 🗁 🕢 🔄 🞼 🖞 🖾 🗶 🕦 Ty 📾 🥱 🥐 🧟 + T 🕇 T 🛛 🔍 🔍 🕄 🐘 1 1. 📇 🛥 🖻 🔽 🔩 🔤 🎠 🎠 🕀 🎼 🖳 🔍 Searci 🔾 👻 💭 👻 🕞 👘 🕞 👘 Workspace: ADE L - -🎎 🔢 🐹 🕞 🜍 🚧 🛯 🖩 🗧 🕼 - 🕼 - 🏷 - 🎘 -Navigator ? 🗗 🗙 🔀 Edit Object Propert Y Default - ... View Name symbol off Q Search off Instance Name M1inv4 M0 (nmos4) Add Delete Modify M1 (pmos4) CDF Parameter Value Display M2 (nmos4) M3 (pmos4) Model name CMOSE 🗿 M4 (pmos4) M5 (nmos4) off 🔽 Width 2u M M6 (nmos4) off -🗿 M7 (pmos4) Length 100n M V0 (vpulse) off -Source diffusion area V1 (vdc) DVDD off 🔽 Drain diffusion area gnd! net1 Source diffusion peripherv off net012 off . net018 Drain diffusion periphery vbuff off 🔽 Drain diffusion res squares 🗆 📜 vinv -Source diffusion res squares off off Drain diffusion length off -Source diffusion length both 🗖 Multiplier Property Editor ? 🗗 🗙 OK Cancel Apply Defaults Previous Next Help ) instance 🤜 Model name CMOSE Width 2u M 100n M Length Source diff. Drain diffus Source diff

## MINIMUM W/L - 0.12um/0.10um

When finished, your schematic should resemble shown Figure to measure FO4 Delay. Select Design  $\rightarrow$  Check and Save to save your schematic and make sure that there are no errors or warnings.



#### Simulating the Schematic

Start the simulator environment by selecting Launch  $\rightarrow$  ADE L

#### Select Setup $\rightarrow$ Model path and add CMOSN.m and CMOSP.m

🔀 spectre0: Model Library Setup		×
Model File ⊡- Global Model Files ↓ \$CDK_DIR/models/spectre/nom/models.scs ↓ /homes/grad/yxs4875/689/model/CMOSN.m ↓ /homes/grad/yxs4875/689/model/CMOSP.m ↓ Click here to add model file>	Section	
	OK Cancel Apply	Help

Next we need to configure the environment to run our first simulation. In the Analog Environment window select Analyses  $\rightarrow$  Choose. Select "tran"

Select Simulation  $\rightarrow$  Run or click on the green light in the bottom right corner. Once the simulation has completed, we can plot any outputs that we wish. To do this we use the calculator. To access the calculator, select Tools  $\rightarrow$  Calculator in the Analog Environment.



# Simulation Result FO4 delay for IBM90nm => 40ps



#### How to use PRBS generator in Cadence

PRBS generator can be found in ahdlLib. It is called rand\_bit\_stream. Please specify a PRBS generator as shown in Figure 1. Please set seed to 128 for 7 bit PRBS.



Figure 1 PRBS Generator Property

#### **Cadence Setup**



#### **Simulation Result**

