

Texas A&M University
Department of Electrical and Computer Engineering

ECEN 620 – Network Theory (Broadband Circuit Design)

Fall 2022

Exam #2

Instructor: Sam Palermo


- Please write your name in the space provided below
- Please verify that there are **5** pages in your exam
- You may use one double-sided page of notes and equations for the exam
- Good Luck!

Problem	Score	Max Score
1		60
2		40
Total		100

Name: SAM PALERMO

UIN: _____

For the CDR shown below, assume that the incoming data has a transition density TD .



- $$H(s) = \frac{2I_n \omega_n \left(s + \frac{\omega_n}{2I_n} \right)}{s^2 + 2I_n \omega_n s + \omega_n^2}$$

$$1 = \frac{\omega_n}{2} RC$$

Hogge $PD \Rightarrow K_{PD} = \frac{1}{\pi} (T_D) = \frac{T_D}{\pi}$

$$K_{PD} =$$

- b) Assume that the maximum input peak-to-peak phase error that the system can tolerate is $1UI_{pp}$. Give an expression for the CDR jitter tolerance, $JTOL(s)$. Also give expressions for the poles and zeros of the system $JTOL(s)$.

$$JTOL(s) = \frac{TM}{1-H(s)} \quad \text{where } TM = 1UI_{pp}$$

$$= \frac{TM}{1 - \frac{2\zeta\omega_n(s + \frac{\omega_n}{2\zeta})}{s^2 + 2\zeta\omega_n s + \omega_n^2}} = TM \left(\frac{s^2 + 2\zeta\omega_n s + \omega_n^2}{s^2} \right)$$

To find 2 zeros $s^2 + 2\zeta\omega_n s + \omega_n^2 = 0$

$$JTOL(s) =$$


$$JTOL(s) \text{ poles} = 2 \text{ poles at } \phi$$

$$JTOL(s) \text{ zeros} = -\zeta\omega_n \left(1 \pm \sqrt{1 - \frac{1}{\zeta^2}} \right)$$

$$z_{1,2} = \frac{-2\zeta\omega_n \pm \sqrt{4\zeta^2\omega_n^2 - 4\omega_n^2}}{2}$$

$$= -\zeta\omega_n \left(1 \pm \sqrt{1 - \frac{1}{\zeta^2}} \right)$$

- c) Assume that $\omega_n = 1 \text{ Mrad/s}$ and $\zeta = 2$. Sketch the system $JTOL(s)$ magnitude versus frequency. Label the high frequency value and the key frequencies and slopes in the plot. Use a log scale for both the x and y-axis.



$$z_1 = -2(1M) \left(1 - \sqrt{1 - \frac{1}{4}} \right)$$

$$= -268 \text{ K rad/s}$$

$$z_2 = -2(1M) \left(1 + \sqrt{1 - \frac{1}{4}} \right)$$


$$= -3.73 \text{ M rad/s}$$

- d) If we wish to increase the minimum frequency at which the CDR can tolerate $>1UI_{pp}$ jitter, should ζ be increased or decreased? Justify your answer.

ζ should be increased. We need to increase $|w_{z2}| = \zeta\omega_n \left(1 + \sqrt{1 - \frac{1}{\zeta^2}} \right)$
 which for large ζ is $|w_{z2}| \approx 2\zeta\omega_n$.

Problem 2 (40 points)

For the TIA shown below, assume that all transistors are operating in saturation with $r_o = \infty$. Also assume that the voltage amplifier has infinite bandwidth, but finite open-loop gain A .



$$V_{out} = - \frac{i_2 R_F A}{1+A}$$

$$i_2 = \frac{R_D}{R_D + \frac{R_F}{1+A}} \cdot i_{in}$$

Obtain expressions for the following:

- Low-Frequency Transimpedance (v_{out}/i_{in}). Note, don't neglect the impact of R_D .
- The TIA's two poles. Note, it's OK to neglect the transistor capacitors here.

$$V_{out} = - i_{in} \left(\frac{R_D R_F A}{R_D (1+A) + R_F} \right)$$

$$R_T = \left(\frac{- R_D R_F}{R_D + \frac{R_F}{1+A}} \right) \left(\frac{A}{1+A} \right)$$

$$\text{Input pole: } \omega_1 = \frac{g_{m1}}{C_1}$$

$$\text{Output pole: } \omega_2 = \frac{1}{\left(R_D \parallel \frac{R_F}{1+A} \right) C_2}$$

- Now assume that R_D is relatively large. What does the low-frequency transimpedance expression simplify to? What benefit does this topology offer over just using an input feedback TIA?

$$\text{w/ large } R_D: R_T = \left(\frac{- R_D R_F}{R_D + \frac{R_F}{1+A}} \right) \left(\frac{A}{1+A} \right) \Rightarrow \boxed{- R_F \left(\frac{A}{1+A} \right)}$$

This is the same gain as a standard feedback TIA.

However, now we have the ability to set the input pole w/ g_{m1} without impacting the TIA stability.