Texas A&M University Department of Electrical and Computer Engineering

ECEN 620 – Network Theory (Broadband Circuit Design)

Fall 2023

Exam #1

Instructor: Sam Palermo

- Please write your name in the space provided below
- Please verify that there are 6 pages in your exam
- You may use <u>one</u> double-sided page of notes and equations for the exam
- Good Luck!

Problem	Score	Max Score
1		50
2		50
Total		100

Name:	SAM	PALERMO	

UIN:_____

,

Problem 1 (50 points)

This problem investigates how voltage noise on the VCO control voltage impacts the output phase noise. Assume that the VCO input noise is modeled as an additive voltage noise term, as shown in the model below.



 a) Find the expression for the input VCO voltage noise induced phase noise transfer function, T(s)=\$\phi_{out}(s)/v_{n,vco}(s).

$$T(s) = \frac{\psi_{0,r}(s)}{V_{n,vco}(s)} = \frac{K_{vco}s}{s^2 + 2\hbar\omega_1 s + \omega_n^2} = \frac{K_{vco}s}{s^2 + \frac{J_{cp}K_{vco}R}{2\pi}s + \frac{J_{cp}K_{vco}}{2\pi}}$$

where
$$w_n = \sqrt{\frac{1}{2\pi c}} \frac{1}{2\pi c}$$
 and $l = \frac{w_n}{2} Rc$

 $T(s)=\phi_{out}(s)/v_{n,vco}(s) =$

b) Assume that the PLL has been designed for ω_n=1Mrad/s and ζ=0.7. Also, assume that ω_{VCO}=10Grad/s and K_{VCO}=2π*1GHz/V. If the VCO input voltage noise has sinusoidal modulation v_{n,vco}(t) = V_{amp} sin(10⁸t) (V)
 What is the maximum voltage amplitude V for an output iitter emplitude of 0.5 m²

What is the maximum voltage amplitude, V_{amp} , for an output jitter amplitude of 0.5ps?

$$\frac{\Phi_{out}}{V_{1,Vco}} (j 10^{8}) = (2\pi \cdot 16 H_{2}/V) (j 10^{8/ray}) \\ - 10^{14(ray)^{2}} + 2(0,7) (10^{6/ray}) (j 10^{8/ry}) + 10^{12(ray)^{2}} \\ = 10^{14(ray)^{2}} + 2(0,7) (10^{8/ray}) (j 10^{8/ray}) + 10^{12(ray)^{2}} \\ = (2\pi \cdot 16 H_{2}/V) (10^{8/ray}) = 62.8^{ray}/V \\ = 10^{16} (ray)^{2} = 62.8^{ray}/V \\ = 10^{16} (ray)^{2} = 62.8^{ray}/V \\ = 0.5 ps \\ V_{amp} (62.8^{ray}/V) (\frac{2\pi \cdot 100ps}{2\pi \cdot ray}) = 6.5 ps \\ = 0.5 ps \\ V_{amp} = 79.6 \mu V$$

Vamp = 79,6 11

c) Assuming 10⁴ rad/s sinusoidal noise with a 10mV amplitude, what is the output jitter amplitude in ps?

$$\frac{\Phi_{0,1}}{V_{n_{1}}Vco}\left(\frac{1}{2}\log^{4}\right)\left[\stackrel{\sim}{=} \frac{\left(2\pi \cdot 16H_{2}/y\right)\left(10^{4} \cdot rag'\right)}{10^{12}\left(rad'_{5}\right)^{2}} = 62.8 \, vad'_{1} \left(62.8 \, rad'_{1}\right)\left(10 \, v\right) = 0.628 \, rad$$

$$\left(62.8 \, rad'_{1}\right)\left(10 \, v\right) = 0.628 \, rad$$

$$\left(0.628 \, rad\right)\left(\frac{2\pi \left(roops\right)}{2\pi \, rad}\right) = 62.8 \, ps$$

Output Jitter Amplitude (ps) = 62, 8ps

Problem 2 (50 points)

For the PLL shown below, assume that the VCO gain is K_{VCO} is positive, all transistors are operating in saturation with $r_0 = \infty$ and you can ignore any transistor device capacitors.



- a) Draw the phase domain small signal model of the loop.
- b) Find the expressions for the loop gain, LG(s), and determine the pole-zero locations of LG(s).



c) Assume that K=5. C=200pF, g_{m1}=gm2=2mA/V, K_{VC0}=2π*(1GHz V), N=64. Calculate the unit charge pump current, I_{C2}, for a phase margin of 45°.

$$LG(s) = \left(\frac{2kI_{cd} k_{dc0}}{TI_{gm1}}\right) \left[s + \frac{g_{m2}}{kc}\right]$$

$$Ns^{2}$$

$$O = N + \frac{c_{c}}{p_{M}} \frac{f_{s}}{f_{s}} \frac{f_{s}}{p_{M}} = 180^{\circ} - \angle LG(j\omega_{u})$$

$$= 180^{\circ} + 4a^{-1} \left(\frac{\omega_{u}kc}{g_{m2}}\right) - 10^{\circ} = 4am^{-1} \left(\frac{\omega_{u}kc}{g_{m2}}\right)$$

$$\frac{1}{1} \left[\frac{2(3)(1-c_{0})(2\pi,16)}{\pi(2\pi)} + \frac{2(3)^{2}}{\pi(2\pi)} \right] = \frac{1}{64(2\pi)^{2}} = \frac{1}{1}$$

$$I_{cp} = \frac{64(2\times10^{\circ})(2\pi)}{2(5)(2^{\circ}(6)\sqrt{2})} = 9.05 \,\mu^{4}$$

 I_{CP} for 45° Phase Margin = 9.0 Jul A

d) What is the phase relationship between ϕ_{m} and ϕ_{m} when is PLL locked?

$$\phi_{in} - \phi_{ib} = -\frac{2}{2} \int_{-\infty}^{-\infty} \frac{1}{2} \int_{-\infty}^{-\infty} \frac{1}{2} \int_{-\infty}^{\infty} \frac{1}{2} \int$$