# ECEN-620: Broadband Circuit Design Course Projects

### Project teams can consist of 1-3 students.

Preliminary report: Due on November 18, 2025

Final report: Due on December 8, 2025

For all projects discussed below, you may use behavioral models for some parts, but critical components (discussed with the professor) must be simulated at transistor level. As a graduate student, you must be able to explain very well the main issues in your project, and what the contributions are.

### Suggestions:

# Project #1: Design of a 3.2GHz Frequency Synthesizer for Wireless Communications with spurs under -70 dBc

The main specs are:

Frequency step = 8 MHz

VCO continuous tuning range > 5%

Phase noise < -110 dBc at 1 MHz offset

Note: An advanced PLL architecture (advanced PFD/CP interface, loop filter, frac-N synthesizer with  $\Sigma$ - $\Delta$  modulation, etc...) must be used to achieve the target spur performance. Just designing an optimized charge pump will most likely not meet the spur specification.

## Project #2: Frequency Synthesizer for DTV with channels spread in a 800MHz bandwidth.

The main specs are:

Frequency step = 6 MHz

Frequency range of operation = {50MHz-850 MHz}

Phase noise < -120 dBc at 3 MHz offset

#### **Project #3: High-Performance Quadrature Clock Generator**

Frequency = 1 GHz

Quadrature outputs with phase error less than 1°

Jitter  $< 1 ps_{rms}$ 

Spurs under -50 dBc

Minimize power consumption

Load impedance = 2.5 pF

### Project #4: 10Gb/s Clock Generator Data Recovery System

Your choice of sampling clock frequency (1.25GHz – 10GHz)

Compliant with OC-192 mask

Minimize power consumption

## **Project #5: 10Gb/s Limiting Amplifier**

Small-Signal Gain ≥ 50dB

Small-Signal Bandwidth ≥ 10GHz

Integrated Input Referred Noise ≤ 0.5mV<sub>rms</sub>

Include offset correction

Minimize power

Show eye diagrams before and after limiting amplifier

### **Project #6: Radiation-Hardened PLL**

This project involves the design of a radiation-hardened 14GHz PLL. All key components of the PLL should implement radiation hardening techniques.

#### Project #7: 33Gb/s Multi-Channel Forwarded-Clock Optical Transceiver Design

This project involves the design of the circuits for a high-density multi-channel forwarded-clock optical transceiver. The transmitter should perform an 8:1 serialization operation and drive a ring resonator modulator (RRM) that requires a minimum 1.3V<sub>ppd</sub> swing to achieve a 10dB extinction ratio. The RRMs can be modeled electrically as a 15fF capacitor. The receiver should perform a 1:8 deserialization operation and interface with a photodetector that has 0.8A/W responsivity and 14fF total capacitance. The receiver should achieve -20dBm sensitivity for a BER=10<sup>-12</sup>. Either global or local clocking circuitry should be designed to produce the necessary CMOS-level clocks at each transmitter channel. At the receive side, a clock channel receives a -20dBm 8.25GHz optical clock signal and must amplify and distribute this again to 31 receiver channels spaced at a 20µm pitch. Either global or local clocking circuitry should be designed to produce the necessary CMOS-level clocks to drive the receiver samplers.

## Project #8: 20-30GHz Mach-Zehnder Modulator Driver

This project involves the design of a Mach-Zehnder modulator (MZM) driver for mm-wave/analog link applications. The driver should operate with over a frequency range of 20-30GHz. Key specs are

 $\begin{aligned} & Power \ Gain \geq 32 dB \\ & P_{sat} \geq 19 dBm \\ & OP_{1dBm} \geq 18 dBm \end{aligned}$ 

 $P_{\text{out,avg}} \ge 14 \text{dBm}$ 

 $EVM_{rms} \leq 5.7\%$ 

#### **Project #9: 3.5GS/s Time-Domain ADC with Calibration**

This project involves the implementation of a high-speed time-domain ADC with extensive linearity, gain, and offset calibration. This single-channel ADC should operate at 3.5GS/s with 7b resolution and achieve sub-20fJ/conv.-step FOM. The ADC calibration techniques should be verified with Monte Carlo simulations and pre-calibration and post-calibration performance should be quantified.

#### **Project #10: Photonic Crossbar for Solving Partial Differential Equations**

This project involves the design of a photonic crossbar for solving partial differential equations. This photonic crossbar is based on microring resonator elements. The necessary interface circuitry that includes the high-speed DAC-based modulator drivers, DACs for tuning the optical weight elements, and the high-speed readout circuitry (TIAs, ADCs) should be designed to support 8-bit resolution calculations. The size and sample rate of the photonic crossbar should be set to achieve a throughput >1 TOPS and an energy efficiency <20 fJ/OP.

# **Project #11: Any other suggestion is more than welcome.**

## **Preliminary Report Required Sections**

- 1. Motivation and Project Overview
- 2. Literature Survey
- 3. Proposed Architecture
  - a. This can change for the final report
- 4. Initial Simulation Results
- 5. Plan of Work
  - a. A description of what will be completed for the final report

## **Final Report Required Sections**

- 1. Motivation and Project Overview
- 2. Literature Survey
- 3. Architecture
- 4. Simulation Results
  - a. This section must include a Table comparing your design with current references
- 5. Conclusion