ECEN326: Electronic Circuits Fall 2022

Lecture 6: Frequency Response



Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements

- HW5 Due Mar 29
- Exam 2 Mar 31
 - 9:35 11:00 (10 extra minutes)
 - Closed book w/ one standard note sheet
 - 8.5"x11" front & back
 - Bring your calculator
 - Emphasis will be on Lectures 4-6
 - Sample Exam2s posted on website
- Reading
 - Razavi Chapter 11

Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

High Frequency Roll-off of Amplifier



As frequency of operation increases, the amplifier gain decreases

This lecture analyzes this frequency response issue



Natural human voice spans a frequency range from 20Hz to 20KHz, however conventional telephone system passes frequencies from 400Hz to 3.5KHz. Therefore phone conversation differs from face-to-face conversation.

Example: Human Voice II

Path traveled by the human voice to the voice recorder



Path traveled by the human voice to the human ear



Since the paths are different, the results will also be different.

Gain Roll-off: Simple Low-pass Filter



In this simple example, as frequency increases the impedance of C₁ decreases and the voltage divider consists of C₁ and R₁ attenuates V_{in} to a greater extent at the output.

Gain Roll-off: Common Source



$$V_{out} = -g_m V_{in} \left(R_D \parallel \frac{1}{C_L s} \right)$$

$$H(s) = \frac{V_{out}(s)}{V_{in}(s)} = \frac{-g_m R_D}{1 + s R_D C_L}$$

This circuit has a pole at

$$\left|\omega_{\rm p}\right| = \frac{1}{R_D C_L}$$

The capacitive load, C_L, is the culprit for gain roll-off since at high frequency, it will "steal" away some signal current and shunt it to ground.

Frequency Response of the CS Stage



$$\left(\frac{\left|V_{out}\right|}{V_{in}}\right| = \frac{g_m R_D}{\sqrt{R_D^2 C_L^2 \omega^2 + 1}}$$

Recall the Power is proportional to $(\text{Voltage})^2$ To find the half - power (-3dB) point relative to the low - frequency gain $\left|\frac{V_{out}}{V_{in}}\right|^2 = \frac{(g_m R_D)^2}{(R_D C_L \omega)^2 + 1} = \frac{(g_m R_D)^2}{2}$

Solving for ω

$$\omega = \frac{1}{R_D C_L}$$

- At low frequency, the capacitor is effectively open and the gain is flat. As frequency increases, the capacitor tends to a short and the gain starts to decrease.
- A special frequency is ω=1/(R_DC_L), where the gain drops by 3dB (half-power). In this single-pole circuit, this is also the pole frequency.

Example: Relationship between Frequency Response and Step Response



The relationship is such that as R₁C₁ increases, the bandwidth *drops* and the step response becomes *slower*.

Bode Plot



When we hit a zero, ω_{zj}, the Bode magnitude rises with a slope of +20dB/dec.
 When we hit a pole, ω_{pj}, the Bode magnitude falls with a slope of -20dB/dec

Example: Bode Plot



> The circuit only has one pole (no zero) at $1/(R_D C_L)$, so the slope drops from 0 to -20dB/dec as we pass ω_{p1} .

Pole Identification Example I

 Circuit transfer functions can be well approximated by considering that if a node in the signal path has a small-signal resistance R_j and capacitance C_j in parallel to an AC ground, then it contributes a pole of magnitude (R_jC_j)⁻¹



Pole Identification Example II



CH 11 Frequency Response

Circuit with Floating Capacitor



- The pole of a circuit is computed by finding the effective resistance and capacitance from a node to GROUND.
- The circuit above creates a problem since neither terminal of C_F is grounded.
- While we could always derive the transfer function from the small-signal model, there is a useful "Miller's Theorem" which can be used to approximate the circuit's poles

Miller's Theorem

> If A_v is the gain from node 1 to 2, then a floating impedance Z_F can be converted to two grounded impedances Z_1 and Z_2 .



Miller Multiplication



With Miller's theorem, we can separate the floating capacitor. However, the input capacitor is larger than the original floating capacitor. We call this Miller multiplication.

Example: Miller Theorem



- Note, this is only a (often good) approximation of the transfer function
 - Uses only the low-frequency gain
 - Neglects a zero

$$\left|\frac{V_{out}}{V_{in}}\right| \approx \frac{g_m R_D}{\sqrt{\left(1 + \omega^2 / \omega_{in}^2\right)\left(1 + \omega^2 / \omega_{out}^2\right)}}$$

High-Pass Filter Response



The voltage division between a resistor and a capacitor can be configured such that the gain at low frequency is reduced.

Example: Audio Amplifier



In order to successfully pass audio band frequencies (20 Hz-20 KHz), large input and output capacitances are needed.

Capacitive Coupling vs. Direct Coupling

- Capacitive coupling, also known as AC coupling, passes AC signals from Y to X while blocking DC contents.
- This technique allows independent bias conditions between stages. Direct coupling does not.

Allows for high V(R_D) (gain), while also allowing a high output stage gate bias for good output swing



Due to direct coupling, must trade-off A_{V1} for output stage biasing/swing



Typical Frequency Response



Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

High-Frequency Bipolar Model



- At high frequency, capacitive effects come into play
- \succ C_u and C_{ie} are the junction capacitances
- C_b represents the base charge to generate the non-uniform charge profile required for proper operation (Chapter 4)

High-Frequency Model of Integrated Bipolar Transistor



Since an integrated bipolar circuit is fabricated on top of a substrate, another junction capacitance exists between the collector and substrate, namely C_{cs}.

Example: Capacitance Identification





MOS Intrinsic Capacitances



For a MOS, there exist oxide capacitance from gate to channel, junction capacitances from source/drain to substrate, and overlap capacitance from gate to source/drain.

Gate Oxide Capacitance Partition and Full Model



The gate oxide capacitance is often partitioned between source and drain. In saturation, C₂ ~ C_{gate}, and C₁ ~ 0. They are in parallel with the overlap capacitance to form C_{GS} and C_{GD}.

Example: Capacitance Identification



Transit Frequency

Transit frequency, f_T, is defined as the frequency where the current gain from input to output drops to 1.

1_{in}



Setting the magnitude equal to 1 at ω_T yields

$$r_{\pi}^{2}C_{\pi}^{2}\omega_{T}^{2} = \beta^{2} - 1 \approx \beta^{2}$$
$$\omega_{T} \approx \frac{\beta}{r_{\pi}C_{\pi}} = \frac{g_{m}}{C_{\pi}}$$

Setting the magnitude equal to 1 at ω_T yields

 $\frac{I_{out}}{I_{in}} = \frac{g_m}{C_{GS}s}$

 $I_{out} = g_m V_{in} = g_m I_{in} Z_{in}$

 $Z_{in} = \frac{1}{C_{GS}s}$

l_{out}

Neglecting C_{GD}

ac

$$C_{GS}^2 \omega_T^2 = g_m^2$$
$$\omega_T = \frac{g_m}{C_{GS}}$$

Example: Transit Frequency Calculation



- The transit frequency increases dramatically as the channel length is shrunk, allowing for much faster transistors with CMOS scaling
- Note, this neglects some advanced device physics (carrier velocity saturation) which slows this rate of frequency increase

$$\omega_T = \frac{g_m}{C_{GS}}$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

$$C_{GS} = \frac{2}{3} WLC_{ox} \quad \text{(talked about in 474)}$$

$$\omega_T = 2\pi f_T = \frac{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})}{\frac{2}{3} WLC_{ox}}$$

$$f_T = \frac{3\mu_n (V_{GS} - V_{TH})}{4\pi L^2}$$

$$L = 65nm$$

$$V_{GS} - V_{TH} = 100mV$$

$$\mu_n = 400cm^2 / (V.s)$$

$$f_T = 226GHz$$

Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Analysis Summary

- The frequency response refers to the magnitude of the transfer function.
- Bode's approximation simplifies the plotting of the frequency response if poles and zeros are known.
- In general, it is possible to associate a pole with each node in the signal path.
- Miller's theorem helps to decompose floating capacitors into grounded elements.
- Bipolar and MOS devices exhibit various capacitances that limit the speed of circuits.

High Frequency Circuit Analysis Procedure

- Determine which capacitor impact the low-frequency region of the response and calculate the low-frequency pole (neglect transistor capacitance).
- Calculate the midband gain by replacing the capacitors with short circuits (neglect transistor capacitance).
- Include transistor capacitances.
- Merge capacitors connected to AC grounds and omit those that play no role in the circuit.
- Determine the high-frequency poles and zeros.
- Plot the frequency response using Bode's rules or exact analysis.

Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Frequency Response of CS Stage with Bypassed Degeneration – Input AC Coupling



The input AC coupling forms a high-pass filter which should be designed for a certain minimum cut-off frequency
Frequency Response of CS Stage with Bypassed Degeneration – Main Amplifier



Unified Model for CE and CS Stages



Unified Model Using Miller's Theorem



Unified Model Using Miller's Theorem



$$\left|\omega_{p,in}\right| = \frac{1}{R_{Thev}\left[C_{in} + \left(1 + g_m R_L\right)C_{XY}\right]}$$
$$\left|\omega_{p,out}\right| = \frac{1}{R_L\left[C_{out} + \left(1 + \frac{1}{g_m R_L}\right)C_{XY}\right]}$$

Example: CE Stage



$$R_{L} = 2k\Omega$$

$$R_{S} = 200\Omega$$

$$I_{C} = 1mA$$

$$\beta = 100$$

$$C_{\pi} = 100 fF$$

$$C_{\mu} = 20 fF$$

$$C_{CS} = 30 fF$$

$$\begin{aligned} \left| \omega_{p,in} \right| = 2\pi \times (516MHz) \\ \left| \omega_{p,out} \right| = 2\pi \times (1.59GHz) \end{aligned}$$

> The input pole is the bottleneck for speed.

Example: Half Width CS Stage





 $\begin{bmatrix} W \downarrow 2X \end{bmatrix}$

$$g_m = \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

In 474 we will learn that all MOS caps are $\propto W$

$$C_{GS} = \frac{2}{3}WLC_{ox} + WC_{ov}$$
$$C_{GD} = WC_{ov}$$
$$C_{DB} = A_DC_j + P_DC_{jsw} \propto W$$

- LF gain, $g_m R_L$ reduces by 1/2
- Assuming g_mR_L is still high:
- The input pole increases by ~4X
- The output pole increases by ~2x
 - Constant gain-bandwidth product!

Direct Analysis of CE and CS Stages

• For a detailed direct small-signal analysis, see Razavi 11.4.4

$$\frac{V_{out}}{V_{Thev}}(s) = \frac{(C_{XY}s - g_m)R_L}{as^2 + bs + 1}$$
where
$$a = R_{Thev}R_L(C_{in}C_{XY} + C_{out}C_{XY} + C_{in}C_{out})$$

$$b = (1 + g_mR_L)C_{XY}R_{Thev} + R_{Thev}C_{in} + R_L(C_{XY} + C_{out})$$
To find the 2 poles, we can write
$$as^2 + bs + 1 = \left(\frac{s}{\omega_{p1}} + 1\right)\left(\frac{s}{\omega_{p2}} + 1\right) = \frac{s^2}{\omega_{p1}\omega_{p2}} + \left(\frac{1}{\omega_{p1}} + \frac{1}{\omega_{p2}}\right)s + 1$$
Using a "dominant pole" approximation $\omega_{p1} << \omega_{p2}$

$$as^2 + bs + 1 = \frac{s^2}{\omega_{p1}\omega_{p2}} + \frac{s}{\omega_{p1}} + 1$$

 $\omega_{p1} = \frac{1}{b}$ and $\omega_{p2} = \frac{b}{a}$

Direct analysis yields different pole locations and an extra zero.

Direct Analysis of CE and CS Stages w/ Dominant Pole Approximation

$$\begin{split} |\omega_{z}| &= \frac{g_{m}}{C_{XY}} \\ |\omega_{p1}| &= \frac{1}{(1+g_{m}R_{L})C_{XY}R_{Thev} + R_{Thev}C_{in} + R_{L}(C_{XY} + C_{out})} \\ |\omega_{p2}| &= \frac{(1+g_{m}R_{L})C_{XY}R_{Thev} + R_{Thev}C_{in} + R_{L}(C_{XY} + C_{out})}{R_{Thev}R_{L}(C_{in}C_{XY} + C_{out}C_{XY} + C_{in}C_{out})} \end{split}$$

- ω_{p1} will be lower due to the additional term
- ω_{p2} is at a much higher frequency due to "pole splitting"
 - Discussed more when we talk about stability

Example: CE and CS Direct Analysis (Dominant Pole Approximation)



$$\begin{split} & \omega_{p1} \approx \frac{1}{\left[1 + g_{m1}(r_{O1} \parallel r_{O2})\right]C_{XY}R_{S} + R_{S}C_{in} + (r_{O1} \parallel r_{O2})(C_{XY} + C_{out})} \\ & \omega_{p2} \approx \frac{\left[1 + g_{m1}(r_{O1} \parallel r_{O2})\right]C_{XY}R_{S} + R_{S}C_{in} + (r_{O1} \parallel r_{O2})(C_{XY} + C_{out})}{R_{S}(r_{O1} \parallel r_{O2})(C_{in}C_{XY} + C_{out}C_{XY} + C_{in}C_{out})} \end{split}$$

Example: Comparison Between Different Methods



Input Impedance of CE and CS Stages



At low frequencies : r_{π} Z_{in} has a pole at $\frac{1}{r_{\pi}(C_{\pi} + (1 + g_m R_C)C_{\mu})}$

Approximate as purely capacitive

Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Low Frequency Response of CB and CG Stages



As with CE and CS stages, the use of capacitive coupling leads to low-frequency roll-off in CB and CG stages (although a CB stage is shown above, a CG stage is similar).

Frequency Response of CB Stage



- No Miller effect
- Input pole is ~f_T (very high frequency)

$$\omega_{p,X} = \frac{1}{\left(R_S \parallel \frac{1}{g_m}\right)C_X}$$
$$C_X = C_\pi$$
$$\omega_{p,Y} = \frac{1}{R_L C_Y}$$
$$C_Y = C_\mu + C_{CS}$$

Frequency Response of CG Stage





Similar to a CB stage, the input pole is on the order of f_T, so rarely a speed bottleneck.

Example: CG Stage Pole Identification



Example: Frequency Response of CG Stage



Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Emitter and Source Followers



- The following will discuss the frequency response of emitter and source followers using direct analysis, as this circuit typically has 2 poles that are close together
- Emitter follower is treated first and source follower is derived easily by allowing r_π to go to infinity

Direct Analysis of Emitter Follower



For detailed analysis, see Razavi 11.6

Assuming that
$$r_{\pi} \gg \frac{1}{g_m}$$

$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{C_{\pi}}{g_m}s}{as^2 + bs + 1} \qquad a = \frac{R_s}{g_m} \left(C_{\mu}C_{\pi} + C_{\mu}C_L + C_{\pi}C_L\right) \\ b = R_sC_{\mu} + \frac{C_{\pi}}{g_m} + \left(1 + \frac{R_s}{r_{\pi}}\right)\frac{C_L}{g_m}$$

$$\left|\omega_{z}\right| = \frac{g_{m}}{C_{\pi}}$$

Generally, this yields 2 close poles, necessitating a direct solution approach

Direct Analysis of Source Follower Stage





Example: Frequency Response of Source Follower



Example: Source Follower



$$\frac{V_{out}}{V_{in}} = \frac{1 + \frac{C_{GS1}}{g_m}s}{as^2 + bs + 1}$$

$$\begin{aligned} a &= \frac{R_{S}}{g_{m1}} \Big[C_{GD1} C_{GS1} + (C_{GD1} + C_{GS1}) (C_{SB1} + C_{GD2} + C_{DB2}) \Big] \\ b &= R_{S} C_{GD1} + \frac{C_{GD1} + C_{SB1} + C_{GD2} + C_{DB2}}{g_{m1}} \end{aligned}$$

Input Capacitance of Emitter/Source Follower



Example: Source Follower Input Capacitance



$$C_{in} = C_{GD1} + \frac{1}{1 + g_{m1}(r_{O1} \parallel r_{O2})} C_{GS1}$$

Output Impedance of Emitter Follower

Need to consider the output resistance of the previous stage, R_S



Output Impedance of Source Follower



Active Inductor



The plot above shows the output impedance of emitter and source followers. Since a follower's primary duty is to lower the driving impedance (R_s>1/g_m), the "active inductor" characteristic on the right is usually observed.

Example: Output Impedance



Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Frequency Response of Cascode Stage





(a)

(b)



For cascode stages, there are three poles and Miller multiplication is smaller than in the CE/CS stage.

Poles of Bipolar Cascode





Example: Frequency Response of Cascode



MOS Cascode Example

$$\omega_{p,X} = \frac{1}{R_{S} \left[C_{GS1} + \left(1 + \frac{g_{m1}}{g_{m2}} \right) C_{GD1} \right]}$$



$$\omega_{p,out} = \frac{1}{R_L (C_{DB2} + C_{GD2})}$$

71

- Allows for a smaller M₂
 - Improves output pole
 - Lowers poles at nodes X and Y, but they should still be relatively high

$$\omega_{p,Y} = \frac{1}{\frac{1}{g_{m2}} \left[C_{DB1} + C_{GS2} + \left(1 + \frac{g_{m2}}{g_{m1}} \right) C_{GD1} + C_{GD3} + C_{DB3} \right]}$$

I/O Impedance of Bipolar Cascode



(Neglecting R_S)
I/O Impedance of MOS Cascode



Cascode Frequency Response Take-Away Points

- Cascode amplifiers offer two good properties
 - High output impedance to serve as a good current source and/or amplifier
 - Reduction of the Miller effect and better high-frequency performance
- Main cost is higher voltage headroom to keep cascode transistor in saturation
 - Impacts maximum output swing and distortion performance



Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Bipolar Differential Pair Frequency Response



Since bipolar differential pair can be analyzed using halfcircuit, its transfer function, I/O impedances, locations of poles/zeros are the same as that of the half circuit's (Slide 43).

MOS Differential Pair Frequency Response



Since MOS differential pair can be analyzed using half-circuit, its transfer function, I/O impedances, locations of poles/zeros are the same as that of the half circuit's (Slide 43).

Example: MOS Differential Pair



Common Mode Frequency Response



C_{ss} will lower the total impedance between point P to ground at high frequency, leading to higher CM gain which degrades the CM rejection ratio.

Tail Node Capacitance Contribution



- M₃ is often a large (wide) transistor in order to have a small compliance (V_{DS}) voltage
 - Watch out for degraded high-frequency CMRR!

Agenda

- Frequency Response Concepts
- High-Frequency Models of Transistors
- Frequency Response Analysis Procedure
- CE and CS Stages
- CB and CG Stages
- CC and CD (Follower) Stages
- Cascode Stages
- Differential Pairs
- Additional Examples

Example: Capacitive Coupling (Low-Frequency Cut-Off)



Example: IC Amplifier – Low Frequency Design

$$g_{m1} = g_{m2} = (150\Omega)^{-1}$$

$$\omega_{L2} = \frac{1}{(R_{D1} + R_{in2})C_2} = 2\pi \times (6.92MHz)$$

$$\omega_{L2} = \frac{1}{(R_{D1} + R_{in2})C_2} = 2\pi \times (6.92MHz)$$

$$R_{in2} = \frac{R_F}{1 - A_{v2}}$$

$$A_{v2} = -g_{m2}R_{D2} = -\frac{1k\Omega}{150\Omega} = -6.67$$

$$R_{in2} = \frac{10k\Omega}{7.67} = 1.30k\Omega$$

$$\omega_{L1} = \frac{1}{\left(\frac{1}{g_{m1}} \middle| R_{S1}\right)C_1} = \frac{g_{m1}R_{S1} + 1}{R_{S1}C_1} = 2\pi \times (37.2MHz)$$

The "highest" low-frequency pole ($\omega_{L1} = 37.2$ MHz) will set the low-frequency cut-off

Example: IC Amplifier – Midband Design

$$g_{m1} = g_{m2} = (150\Omega)^{-1}$$



Example: IC Amplifier – High Frequency Design



To get an accurate estimate for ω_{p1} and ω_{p2} , use the dominant pole approximation expressions on Slide 44

Example: IC Amplifier – High Frequency Design



Next Time

Feedback

• Razavi Chapter 12