


MOSFET DEVICES

If the MOSFET is operating in saturation, then the following conditions are satisfied:



$$V_{GS} > V_T$$

$$V_{GS} - V_T = V_{DSAT} < V_{DS}$$


$$I_D = \frac{K_P}{2} \frac{W}{L} (V_{DSAT})^2 (1 + \lambda V_{DS})$$



The design procedure starts finding the main parameters of the technology used, specially K_P , V_T and λ . Usually these parameters are given by the technology vendor; if this is not the case you have to simulate a single transistor and find these parameters. By sweeping both V_{DS} and V_{GS} and plotting the variations on I_D you can obtain the output characteristics of the MOSFET, as shown below. For the selected $V_{GS} > V_T$, the slope of the I_D - V_{DS} curve gives you the value of the transistor's output conductance. Notice that once the bias point is selected, the linear range of the output is limited by V_{DD} and V_{DSAT} ($=V_{GS}-V_T$) for the largest and smallest drain-source voltages, respectively. Keeping $V_{DS} > V_{DSAT}$, the drain current can also be plotted as function of V_{GS} ; this relationship follows a quadratic function with little effect of the V_{DS} voltage. The slope of this plot, around the selected operating point, gives you the value of the small signal transconductance g_m , which is one of the fundamental parameters of the MOS transistor.



The typical amplifier when the transistor is biased using resistor is following below. R_1 and R_2 defines the gate voltage while R_3 and R_4 determines the source and drain voltage, respectively.



For the definition of the operating point, similarly to the case of bipolar devices, two equations must be solved. For the output, we can write

$$VDD = VDS + I_D (R3 + R4)$$

This equation can be plotted on top of the transistor's output characteristic leading to the load line; selecting the proper VGS (defined by R1 and R2), the intersection of the transistor curve (corresponding to the selected VGS) and the load line determines the operating point Q. The transistor's drain current must be computed by the following equation.

$$I_D = \frac{K_P}{2} \frac{W}{L} (V_{DSAT})^2 (1 + \lambda V_{DS})$$

For hand calculations, and to solve the equations more easily, you can neglect the lambda effects; usually the error introduced is less than 5 %.

Similarly, for the gate voltage and since $I_G=0$, we obtain


$$VG = \left(\frac{R2}{R1 + R2} \right) VDD$$

and

$$VG = VGS + ID * R4$$


For the analysis and design of circuits using MOS devices you should follow the following procedure:

1. Get the value of the threshold voltage VTO (1 V in this case, but this value depends on the technology used). **IF THIS VALUE IS NOT GIVEN, MAKE A VGS-ID CHARACTERIZATION, PLOT IT IN LOG SCALE AND MAKE AN EXTRAPOLATION TO FIND IT.**



2. Find the value of $K_P (= \mu_o * C_{OX})$, this parameter and the gate dimensions W/L and V_{DSAT} define the transconductance gain of the selected technology ($K_P \sim 10^{-4} \text{ A/V}^2$ and $0.4 * 10^{-4} \text{ A/V}^2$ for the N-MOS and P-MOS devices, respectively).
3. The lambda factor is very important for the computation of transistor's output resistance. Find it from the I_D - V_{DS} characteristics, similarly to the case of the BJT.


CMOS DEVICES



Triode \Rightarrow

i) $i_{DS} = k_p \left(\frac{W}{L}\right) \left(V_{GS} - V_T - \frac{V_{DS}}{2}\right) V_{DS}$ ✓

ii) $V_{DS} < V_{DSAT} = V_{GS} - V_T$ ✓




For small V_{DS} then

$$i_{DS} \approx k_p \frac{W}{L} (V_{GS} - V_T) V_{DS}$$

Triode \longleftarrow

EXAMPLE:



If $\frac{W}{L} = 10$ and $V_T = 1V$ then

$V_{GS} = ?$


If $k_p = 10^{-4} \text{ A/V}^2 \Rightarrow$

$$1 \text{ mA} = 10^{-4} (10) (V_{GS} - 1 - 0.25) 0.5$$

then $V_{GS} = \frac{10^{-3}}{0.5 \times 10^{-3}} + 1.25 = 2.25$

$$V_{DSAT} = V_{GS} - V_T = 2.25 - 1 = 1.25$$

If you want to ~~reduce~~ ^{increase} the input impedance of your CMOS Amplifier select a proper R_B



$$V_B = V_{GS} = \frac{R_2}{R_1 + R_2} V_{DD}$$



$$V_B = \frac{R_2 V_{DD}}{R_1 + R_2} = \frac{R_1 R_2}{R_1 + R_2} \cdot \frac{V_{DD}}{R_1} = \frac{R_B}{R_1} V_{DD}$$

then select a proper R_B and compute R_1
and R_2 :

example: $R_B = 1 \text{ M}\Omega$ then


$$R_1 = R_B \frac{V_{DD}}{V_B} = 10^6 \frac{5}{2.25} \approx 2.2 \text{ M}\Omega$$

$$\frac{R_1 R_2}{R_1 + R_2} = R_B \Rightarrow R_2 = \frac{R_1 R_B}{R_1 - R_B} = \frac{2.2 \times 10^{12}}{1.2 \times 10^6}$$

$$R_2 \approx 1.8 \text{ M}\Omega$$

MODEL FOR small signal analysis

$$i_D = k_p \frac{W}{L} (V_{GS} - V_T - \frac{1}{2} V_{DS}) V_{DS}$$




$i_D(v_{gs}, v_{ds})$ then

Δi_D is function of Δv_{gs} and Δv_{ds}

$$i_D = I_D + \left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q v_{gs} + \left. \frac{\partial i_D}{\partial v_{ds}} \right|_Q v_{ds} + \frac{1}{2} \left. \frac{\partial^2 i_D}{\partial v_{gs}^2} \right|_Q v_{gs}^2 + \frac{1}{2} \left. \frac{\partial^2 i_D}{\partial v_{ds}^2} \right|_Q v_{ds}^2 + \dots$$

$$\left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q = k_p \frac{W}{L} v_{ds} \Big|_Q = k_p \frac{W}{L} \underbrace{V_{DS}}_{\text{DC value}}$$

$$\left. \frac{\partial i_D}{\partial v_{ds}} \right|_Q = k_p \frac{W}{L} (v_{gs} - U_T - v_{ds})$$




DC values

therefore

$$i_D \approx I_D + (k_p \frac{W}{L} V_{DS}) v_{gs} + (k_p \frac{W}{L}) (V_{GS} - U_T - V_{DS}) v_{ds} + \text{high order terms}$$

If both v_{gs} and v_{ds} are smaller than V_{DSAT} then the higher order terms can be neglected leading to the small signal model:

AC analysis



$$v_o = -g_m r_o v_i$$

$$\frac{v_o}{v_i} = -\frac{g_m}{g_o} = \frac{-5 \times 10^{-4}}{0.75 \times 10^{-3}}$$


$$\frac{v_o}{v_i} = -0.66$$

Gain < 1 then signal is attenuated

TRANSISTOR OPERATING IN SATURATION REGION

- $V_{DS} > V_{DSAT}$


- $I_D = \frac{K_P}{2} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$



$$I_{D0} = \frac{K_P}{2} \frac{W}{L} V_{DSAT}^2$$

λ is a result of channel length modulation.


For small signals v_{gs} then



$$\left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q = \frac{K_P}{2} \frac{W}{L} (V_{GS} - V_T) (1 + \lambda V_{DS})$$

$$\frac{\partial I_D}{\partial V_{GS}} \Big|_Q = I_{D0} \lambda$$

Then



$$g_m = k_p \frac{W}{L} (V_{GS} - V_T) (1 + \lambda V_{DS}) = k_p \frac{W}{L} V_{DSAT} (1 + \lambda V_{DS})$$

$$\boxed{g_o = \lambda I_{D0}} = \lambda \left(\frac{k_p}{2} \frac{W}{L} V_{DSAT}^2 \right)$$


For hand computations

$$\boxed{g_m \approx k_p \frac{W}{L} V_{DSAT}}$$

and since $I_{D0} = \frac{k_p}{2} \frac{W}{L} V_{DSAT}^2$ then

$$V_{DSAT} = \sqrt{\frac{2 I_{D0}}{k_p \frac{W}{L}}}$$


$$\boxed{g_m \approx \sqrt{2 k_p \frac{W}{L} I_{D0}}}$$



g_m is a transconductance: current flows from drain to source, but it is controlled by gate-source voltage then $g_m v_{gs}$ is a VCCS

g_o is a conductance (why??)

Small signal model for the NMOS device operating in triode region:



$$g_m = k_p \frac{W}{L} V_{os}$$


$$r_o = \frac{1}{g_o} = \frac{1}{k_p \frac{W}{L} (V_{os} - U_T - V_{ps})}$$

From the DC analysis you can compute the small signal parameters g_m and r_o . For instance, for the example previously discussed

$$g_m = 10^{-4} (10) (0.5) = 5 \times 10^{-4} \text{ A/V}$$

$$g_o = 10^{-4} (10) (2.25 - 1 - 0.5) = 10^{-3} (0.75)$$

Example



$$V_T = 1V; \frac{W}{L} = 100; \lambda = 0.02$$

$$\text{then } 10^{-3} = \frac{10^{-4}}{2} (100) (V_{DSAT}^2) (1 + 0.02)$$

$$V_{DSAT}^2 = \frac{0.2}{1.02} \approx 0.2$$


$$V_{DSAT} = 0.447$$

notice that $V_{DSAT} < V_{DS}$ then $V_{GS} = V_T + V_{DSAT} = \underline{1.447V}$

AC analysis: $g_m = k_p \frac{W}{L} V_{DSAT} = 10^{-4} \times 10^2 \times 0.447$

$$g_m = 4.47 \times 10^{-3} \text{ A/V}$$

$$g_o = \lambda I_{D0} = (0.02)(10^{-3}) = 2 \times 10^{-5}$$




$$v_o = -\frac{g_m v_{in}}{g_o} = \frac{-4.47 \times 10^{-3}}{2 \times 10^{-5}} v_{in}$$

$$\frac{v_o}{v_{in}} = -2.23 \times 10^2$$

∇

EXAMPLE 2



If $V_T = 1V$; $\gamma = 0$; $k_p = 10^{-4} A/V^2$ and $\lambda = 0.02 V^{-1}$ then

$$\frac{W}{L} = \frac{100 \mu m}{1 \mu m} ; V_{GS} = 1.6V$$


$$I_{D0} = \frac{k_p}{2} \frac{W}{L} V_{DSAT}^2 = \frac{10^{-4}}{2} (100) (1.6 - 1)^2 = 1.8 \text{ mA/V}$$

$$V_{DS} = 5V - I_{D0} (1k) = 5 - 1.8 = 3.2V$$

$V_{DSAT} = 0.6V \Rightarrow V_{DS} > V_{DSAT}$ TRANSISTOR IS SATURATED

\Rightarrow Small signal parameters: $g_m = k_p \frac{W}{L} V_{DSAT} \approx 6 \text{ mA/V}$


$$r_o = \frac{1}{\lambda I_{D0}} \approx 28k\Omega$$




$$\frac{v_o}{v_i} = -g_m (28k \parallel 1k)$$

$$A_v \approx -6 \text{ V/V}$$

FINAL CIRCUIT :





Schematic used for SPICE simulations

Before you start the simulations, YOU MUST TO EDIT THE MODEL OF YOUR TRANSISTOR:

- 1) SELECT IT FROM THE SCHEMATIC
- 2) GO TO EDIT, AND SELECT MODEL
- 3) EDIT THE MODEL AS FOLLOWS (I'm using transistor MbreakND-X)

```
.model MbreakND-X NMOS
level=2
vto=1.0
tox=238e-10
nsub=33.3e15
ld=-0.05e-6
uo=515
ucrit=28.7e4
vmax=77.3e3
delta=0.0
nfs=0.45e12
rsh=25
js=.01e-3
cgdo=2.9e-10
cgso=2.9e-10
cj=3.4e-4
cjsw=2.5e-10
mj=0.430
mjsw=0.19
```

```

pb=0.96
wd=0.40e-6
xj=0.175e-6
cgbo=1.7e-10
uexp=0.251
kf=0.101e-25
neff=5.25
utra=0
af=1.33
*$

```

Check the operating point of your transistor (DC ANALYSIS). Analyze the result of the output file. You can find the following information:

**** MOSFETS

```

NAME      M_M6
MODEL     MbreakND-X
ID      1.69E-03
VGS     1.67E+00
VDS     3.31E+00
VBS     0.00E+00
VTH     9.43E-01
VDSAT   4.89E-01
Lin0/Sat1 -1.00E+00
if        -1.00E+00
ir        -1.00E+00
TAU       -1.00E+00
GM      4.28E-03
GDS     7.08E-05
GMB        1.17E-03
CBD        3.67E-14
CBS        5.90E-14
CGSOV     2.88E-14
CGDOV     2.88E-14
CGBOV     1.87E-16
CGS        1.06E-13
CGD        0.00E+00
CGB        0.00E+00

```

$$A_V = -g_m (R_L \parallel r_o)$$




Compare your hand calculations with SPICE results!
The hand calculations give us the following parameters:


Parameter	Computed	PSPICE
Voltage Gain	-6 (15 dB)	-4 (12 dB)
Drain Current	1.8 mA	1.67 mA
Gm	6 mA/V	4.2 mA/V
KP	100 $\mu\text{A}/\text{V}^2$	74 $\mu\text{A}/\text{V}^2$

Note that the voltage gain is off by a large percentage. The explanation of this difference is the value used for KP! For hand calculations we used $KP=100 \mu\text{A}/\text{V}^2$, but using $KP=74 \mu\text{A}/\text{V}^2$, it leads to a $g_m=4.4 \text{ mA}/\text{V}$ and the voltage gain is around $-4.4 \text{ V}/\text{V}$, which is very close to the results obtained from SPICE.

After these considerations, analyze both AC and transient results!



Frequency
AC results for the circuit




Transient response of the CMOS amplifier with an input signal of 50 mVpk.

AC output is close to 200 mVpk, leading to a gain of 4 (12 dB); this value is in good agreement with the result obtained from the AC analysis.

DO SOME SIMULATIONS YOURSELF!

Try two or 3 stage amplifiers! For gain of 100 for instance!

GENERAL COMMON-SOURCE CONFIGURATION:



$$V_G = \frac{R_2}{R_1 + R_2} V_{DD}$$

$$V_{DD} = V_{DS} + I_{D0} (R_3 + R_4)$$

$$I_{D0} = \frac{k_P}{2} \frac{W}{L} (V_G - V_S - V_T)^2$$

$$Z_i = R_B = \frac{R_1 R_2}{R_1 + R_2}$$

$\Rightarrow Z_i$ and V_G ARE defined by R_1 and R_2

Solve (?) $V_{DD} = V_{DS} + I_D (R_3 + R_4)$ (1)

$$I_{D0} = \frac{k_P}{2} \frac{W}{L} (V_G - V_S - V_T)^2$$
 (2)

Can you solve the non-linear equations for DC analysis?


Just try to solve:

$$I_{D0} = 0.5 K_P \left(\frac{W}{L} \right) (V_G - V_S - V_T)^2$$

$$= 0.5 K_P \left(\frac{W}{L} \right) (V_G - I_{D0} R_3 - V_T)^2$$

2nd order equation needs to be solved! For that reason, circuit designers prefer to use DC current sources for biasing the CMOS transistor.

\Rightarrow AC analysis



$v_{gs} = v_i - v_s$ then

$$[g_4 + g_0] v_o + [-g_0 - g_m] v_s = -g_m v_i$$

$$[-g_0] v_o + [g_m + g_3 + g_0] v_s = g_m v_i$$

$$\frac{v_o}{v_i} = \frac{-g_m (g_m + g_3 + g_0) + g_m (g_0 + g_m)}{(g_4 + g_0)(g_m + g_3 + g_0) - g_0 (g_0 + g_m)}$$

$$= \frac{-g_m g_3}{g_4 (g_m + g_3 + g_0) + g_0 g_3} = - \frac{g_m}{\left(g_m + \frac{1}{r_o}\right) \frac{R_3}{R_4} + 1 + \frac{1}{r_o}}$$

$$\frac{v_o}{v_i} = - \frac{g_m R_4}{g_m R_3 + \frac{R_3}{r_o} + 1 + \frac{R_4}{r_o}}$$

Some approximations: If $v_o \gg R_3, R_4$ then

$$\frac{v_o}{v_i} \approx - \frac{g_m R_4}{1 + g_m R_3}$$

Notice that If $g_m R_3 \gg 1$ then the voltage gain is determined by R_4 / R_3

Design Approach : Fundamental equations.

i) $\underline{Z}_i = R_B = R_1 || R_2$ defined by specs γ

ii) $\underline{V_{DS}} = V_{DD} - I_D (R_3 + R_4)$ Be sure that V_{DS} is large enough to allocate signal swing (variations)

iii) $I_{DQ} = \frac{K_P}{2} \frac{W}{L} (V_{GS} - V_T)^2$

iv) $\frac{v_o}{v_i} \approx - \frac{g_m R_4}{1 + g_m R_3}$

v) $g_m = K_P \frac{W}{L} V_{DSAT} = K_P \frac{W}{L} (V_{GS} - V_T)$

In eqns i) - v) you have 5 unknowns and 4 equations : Just 1 degree of freedom

Add a reasonable condition :

e.g. - If power is a major issue then

fix $\underline{I_D}$

- Large swing then ~~maximize~~ optimize $\underline{V_{DS}}$

- Precision, then $g_m R_3 > 5-6$ such that

$$A_v \approx - R_4 / R_3$$