

Clock-Jitter-Tolerant Wideband Receivers: An Optimized Multichannel Filter-Bank Approach

Sebastian Hoyos, Srikanth Pentakota, Zhuizhuan Yu, Ehab Sobhy Abdel Ghany, Xi Chen, Ramy Saad, Samuel Palermo, *Member, IEEE*, and Jose Silva-Martinez, *Fellow, IEEE*

Abstract—Clock jitter is one of the most fundamental obstacles in realizing future generations of wideband receivers. Stringent jitter specifications in the sampling clocks of high-performance single-channel and multichannel time-interleaved analog-to-digital converters severely limit the evolution of baseband receivers. This paper presents an analytical framework for the design of clock-jitter-tolerant low-order multichannel filter-bank receivers, with techniques to dramatically lower the sampling-clock-jitter specifications. Although it is well understood that high-order frequency-channelized receivers provide higher tolerance to sampling jitter, this paper shows that low-order bandwidth-optimized multichannel receivers can achieve similar sampling-jitter tolerance. Additionally, this paper presents design tradeoffs and specifications of an example multichannel receiver that can process a 5-GHz baseband signal with 40 dB of signal-to-noise-ratio using sampling clocks that can tolerate up to 5 ps_{rms} clock jitter. In comparison, existing architectures based on time-interleaving require 0.5 ps_{rms} clock jitter for the given specifications. This extreme jitter tolerance allows for relaxed design of clocking systems, which averts a major roadblock in future wideband-communication-receiver development and provides the potential to enable several high-data-rate communication applications.

Index Terms—Baseband receivers, channel bank filters, jitter.

I. INTRODUCTION

IMAGINE the potential offered if electronic devices, such as computers, cell phones, digital cameras, MP3 players, flat panels, and external hard disks wirelessly connect to each other at speeds similar to the processing capabilities of modern computers. Although it is clear that advances in the semiconductor industry provide some of the tools for these ideas to become reality [millimeter-wave radio (mmWR) [1], [2], software-defined radio [3], [4], cognitive radio (CR) [5], [6], [54] and multistandard radio [4], [7]], there remain challenging issues that prevent wireless multichannel systems from coming to fruition. For instance, in applications such as power-spectral-density estimation for CRs [6], [8] and future mmWR standards, several gigahertz of bandwidth with high dynamic-range




Fig. 1. Basic block diagram of a multichannel filter-bank ADC array.

requirements need to be received and detected by the wireless receiver. Also, as the number of radio-frequency (RF) channels in magnetic-resonance-imaging systems massively increases to achieve very fast scan times, the bandwidth and information rate quickly reach several gigahertz [9]–[12]. Demanding wireless transmission and reception speeds impose severe challenges for the analog baseband multichannel circuits needed in these applications [57]–[63]. In particular, higher signal resolution and bandwidth impose very aggressive clock-jitter requirements in traditional parallel-path approaches, such as time-interleaved analog-to-digital converters (ADCs), resulting in prohibitively expensive complexity and power consumption in clock generation and distribution circuitry. This motivates fundamentally different receiver architectures that reduce the clock-jitter requirements of these wireless data-communication systems.

Multichannel sampling concepts were first introduced in [17], and their interference-rejection capabilities among other advantages have been investigated in [18]–[21]. Fig. 1 shows a multichannel filter-bank ADC array, where the filters $F_1, F_2 \dots F_N$ channelize the input-signal bandwidth into N bands processed by N ADCs. This architecture offers the advantages of both a lower sampling-clock frequency and, as detailed in this paper, robustness to clock jitter.

Jitter tolerance has been extensively reported in the context of multichannel serial-link communications, where the signal is digital [usually binary or 4-PAM (pulse amplitude modulation)], and the channels are independent. In this application, the tolerance to clock jitter is straightforward, but the implementation is challenging [22]–[25], [67], [68]. Clock jitter in classical communication systems has also been analyzed [26], [27]. CMOS implementations [65], [66] of high-order multichannel receivers have been reported. However, to the authors' knowledge, there is no literature showing that low-order bandwidth-optimized multichannel receivers can provide the same sampling-jitter tolerance offered by high-order channelized receivers.

This paper is organized as follows. Section II gives an overview of the state of the art in multichannel time-inter-

Manuscript received February 05, 2010; revised May 19, 2010; accepted July 07, 2010. Date of publication November 11, 2010; date of current version January 28, 2011. This paper was recommended by Associate Editor A. Tasic.

S. Hoyos and S. Palermo are with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77843 USA.

S. Pentakota is with Broadcast Division, Silicon Laboratories, Austin, TX 78701 USA.

Z. Yu, X. Chen, and J. Silva-Martinez are with Analog and Mixed-Signal Center, Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA (e-mail: jsilva@ece.tamu.edu).

E. Sobhy Abdel Ghany and R. Saad are with Analog and Mixed-Signal Center, Texas A&M University, College Station, TX 77843 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TCSI.2010.2072090




Fig. 2. Basic block diagram of a conventional time-interleaved ADC.

leaved ADCs and identifies the fundamental performance limitation imposed by clock jitter. In Section III, the proposed bandwidth-optimized jitter-tolerant receiver architecture is presented, and Monte Carlo simulations are given to illustrate the potential of the proposed low-order multichannel receivers in terms of clock-jitter robustness. The receiver model and design framework are derived in Section IV. Section V presents a design example for a multichannel receiver that can process a 5-GHz baseband signal with 40 dB of signal-to-noise-ratio (SNR) with sampling clocks that can tolerate up to 5-ps_{rms} clock jitter. Finally, conclusions are drawn in Section VI.

II. RATIONALE AND BACKGROUND

A receiver chain can be split into three main parts: the RF front end, the analog baseband, and the digital baseband. The ADC provides the interface between the analog and digital basebands. Parallelization in the design of receivers has been conventionally realized using sampling multiplexing through the time-interleaved ADC architecture. Fig. 2 shows 1-to- N analog multiplexing scheme where N switches are clocked by N uniformly spaced clock phases. Each clock is running N times slower than the Nyquist rate, which relaxes the sampling rate of the N parallel ADCs but still requires a front-end sample-and-hold amplifier (SHA) sampling at full Nyquist rate (F_s).

A. State-of-the-Art Conventional Multichannel ADCs: Time-Interleaved ADC

Fig. 3 shows the SNR versus bandwidth performance of some of the latest reported single-channel and time-interleaved ADCs [13], [37]–[53]. The figure shows also a line with the theoretical maximum achievable SNR for 1 and 5 ps of clock-jitter standard deviation in the SHA. The plot shows that clock jitter has become an impediment in the design of practical high-performance ADCs, with implementations demanding better than 1 ps rms jitter. This translates into high-power consumption in the clock-generation circuits as well as significant silicon area. ADCs operating with subpicosecond clock jitter are often demonstrated using cutting-edge bulky equipment and in stand-alone configurations to avoid interference from adjacent devices. This setup is not practical in many portable




Fig. 3. SNR versus bandwidth of latest published ADCs [13].

applications, which require high levels of integration and miniaturization. The lack of robustness to jitter in the sampling clocks of time-interleaved ADCs has become a critical problem for parallel-channel ADCs that are envisioned to support future generations of wideband systems [14].

B. Fundamental Limitation: Clock Jitter

The fundamental clock-jitter limitation can be understood and quantified by a well-known equation in the field of data converters. If an ADC is sampling a sinusoidal signal of amplitude A at full Nyquist rate ($F_s = 2B$), a sampling-clock jitter of variance σ_j^2 introduces an equivalent additive noise of variance $\sigma_j^2 = (\sqrt{2}\pi B A \sigma_j)^2$ [15]. Therefore, the signal quality degrades quadratically with the signal frequency. This leads to very stringent requirements on the clock jitter for the next generation of signal bandwidths and resolutions. For instance, consider a baseband signal bandwidth of $B = 5$ GHz and $b = 7$ bits of resolution, which, using the fundamental data-converter relationship $\text{SNR} = 6.02b + 1.76$ dB [16], is equivalent to an SNR requirement of around 44 dB. The SNR dependence on the clock jitter can be written directly as $\text{SNR} = 1/(2\pi B \sigma_j)^2$. Solving for σ_j , we obtain 201 fs (201×10^{-15} s). Note that this is also an issue in medium-bandwidth high-resolution applications, with the same jitter specification obtained for $B = 50$ MHz and $\text{SNR} = 84$ dB ($b \sim 14$ bits of resolution). Such a jitter standard-deviation requirement, if not impossible to achieve in many circuit technologies, will greatly increase area and power consumption of the phase-locked-loop (PLL) circuit and buffers that generate and drive the sampling clocks. It is important to note that the aforementioned simple clock-jitter requirement analysis is valid only for a single-tone signal¹ that drives any Nyquist-rate ADC [16]. Although the sampling clocks of a time-interleaved ADC run at a fraction of the Nyquist-rate frequency, every channel still produces jitter-induced noise from sampling the full input-signal bandwidth. Therefore, although the sampling rate in each channel of a time-interleaved ADC is relaxed by the number of channels, the jitter requirement is the same as in a single-channel ADC. This issue has become one of the fundamental obstacles preventing advances in wideband data-communication receivers.

¹The clock-jitter requirement for a multitone signal is less stringent because the energy is not concentrated at the maximum frequency $F_s/2$ but distributed in the whole bandwidth B .




Fig. 4. SNR versus clock-jitter standard deviation for uniformly channelized first-, second-, and third-order and brickwall filter banks. Input signal is OFDM with $S = 128$ and $B = 5$ GHz.

III. OPTIMAL JITTER-TOLERANT MULTICHANNEL RECEIVER

This section develops an analysis in the context of orthogonal-frequency-division-multiplexing (OFDM) [28]–[34] signals, which are the preferred signaling scheme of wideband standards such as ultrawideband and 60-GHz ECMA-387. Clock jitter in conventional single-channel OFDM systems has been analyzed in [27], which provide a foundation that will be adopted for the evaluation and comparison of the results obtained from this analysis. In order to motivate the analytical framework derived in Section IV, this section provides a heuristic discussion of the key results.

Consider again the general N -channel receiver structure in Fig. 1. The filters $F_1, F_2 \dots F_N$ channelize the input-signal bandwidth into N bands. For an ideal “brickwall” type of filter, the signal bandwidth in each channel is reduced N times, leading to an additive-noise variance that can be obtained directly from the elementary equation $\sigma_n^2 = (\sqrt{2}\pi\sigma_j BA/N)^2$, which is N^2 times lower than the one for a time-interleaved ADC. However, filters with finite rolloffs do not provide perfect channel separation, leaving attenuated out-of-band signal at each channel. Thus, the jitter-induced noise is not only a function of the in-band signal but also of the aliased-attenuated out-of-band signal. This has been considered a serious drawback of filter banks in the data-conversion community. Indeed, as Fig. 4 shows, if a signal is uniformly channelized with N first-order filters, each with bandwidth B/N , the effect of clock jitter is worse than if a single channel or time-interleaved ADC is used.

An OFDM signal with $S = 128$ carriers and bandwidth $B = 5$ GHz is used to examine the multichannel architecture’s jitter tolerance. Fig. 5 shows Monte Carlo simulation results which show the symbol-detection SNR at the output of the receiver versus the clock-jitter standard deviation for the conventional one-channel OFDM receiver and multichannel receiver topology with $N = 5$ and $N = 10$ channels. Note that in both Figs. 4 and 5, the filters’ bandwidth has been optimized using the analytical tools developed in this paper to obtain the best possible clock-jitter robustness, as explained in Section IV. Fig. 5 shows that the ideal ten-channel brickwall-filter approach offers a 20-dB SNR enhancement, and a practical second-order multichannel receiver performs very close to the ideal curve. The plot also reveals that in order to achieve 7 bits of resolution (44 dB), the conventional OFDM receiver, based on a time-interleaved




Fig. 5. Clock-jitter relaxation of bandwidth-optimized multichannel approach for an OFDM input signal with $S = 128$ and $B = 5$ GHz.

ADC or some other single-channel conventional ADC, requires a 0.345-ps clock jitter,² whereas the five-channel-receiver approach can tolerate 1.36 ps of clock-jitter standard deviation. Moreover, a ten-channel receiver can tolerate 3.5 ps. Additionally, the plot reveals that if an SNR of 40 dB is sufficient, the ten-channel-receiver approach can tolerate up to 5 ps of standard deviation, whereas the single-channel counterpart needs roughly 0.5 ps, a 10X improvement in clock-jitter tolerance. This degree of clock-jitter tolerance has the potential to enable wireless high-speed data-communication applications that are very difficult to achieve with conventional single-channel and time-interleaved topologies. Section IV makes a formal theoretical derivation of the results stated here and provides the analytical tools for the systematic design of multichannel filter-bank receivers.

IV. RECEIVER ANALYSIS

Two figures of merit fully characterize and provide the basic analytical tools to understand the tolerance to clock jitter of the multichannel receiver: the sampled-data SNR, $\text{SNR}_{\text{sampled}}$, and the symbol-detection SNR. The sampled-data SNR measures the data quality at the output of the samplers right before the digital baseband. The symbol-detection SNR measures the data quality after the digital baseband. Both SNRs will be obtained in the context of OFDM signals with emphasis on their dependence on the number of channels N , which is the fundamental design parameter of the proposed receiver.

A. Analytical Derivation of the Sampled-Data SNR

Fig. 6 shows the basic block diagram used for modeling the OFDM signal transmission and reception. To facilitate the analysis, the model is introduced with a matrix notation. The transmitted signal is given by

$$\mathbf{x} = \Psi \mathbf{a} \quad (1)$$

where $\mathbf{a} = [a_1, a_2, \dots, a_S]^T$ and $\Psi = [\Psi_1, \Psi_2, \dots, \Psi_S]$. This model is valid for any arbitrary transmitter that simultaneously processes S symbols. In the particular and important case of OFDM, the matrix Ψ is the set of complex exponential functions that represent the inverse discrete Fourier transform operation

²Note once again that this clock-jitter requirement is less stringent than the one for a single tone signal (201 ps).

with N points of an OFDM transmitter. The received signal is given by

$$\mathbf{r} = \mathbf{x} + \mathbf{n}_1 \quad (2)$$

where \mathbf{n}_1 is the noise added during the transmission. Consider an OFDM signal composed of M sinusoidal signals: $x(t) = \sum_{m=1}^M A_m \sin(m\Delta\omega t)$, where A_m is the symbol of the m th tone and $\Delta\omega$ is the tone-frequency spacing, which is equal to B/M . This signal is sampled at instances $tn = nT_s + \delta t$ by clocks of frequency $F_s = 1/T_s$ and clock jitter δt with variance σ_j^2 . The clock jitter δt can be generally modeled as zero-mean Gaussian for a regular clock generator, such as a PLL in a locked steady state. Additionally, the clock phase noise can have some spectral shape around the clock frequency, usually referred as close-in skirts [64]. This phase noise can be modeled as $1/f^n$ decaying function and produces spectral shaping similar to the skirt shape and broadening of the analog signals [55], [64]. This, in turn, can produce overlapping among the OFDM carriers and between the OFDM signal and nearby interferers. As a practical design rule, the energy of the spectral overlapping must be ~ 4 – 6 dB lower than the flat noise floor in order for the phase-noise skirts impact to be negligible in comparison with the flat wideband noise. This important specification has to be satisfied in the design of any sampling clock. Under this practical scenario, the Gaussian white-noise model is sufficient [56], [64]. The uncertainty produced by the clock jitter on the OFDM signal can be expressed as

$$x(t) = \sum_{m=1}^M A_m [\sin(m\Delta\omega t) \cos(m\Delta\omega\delta t) + \cos(m\Delta\omega t) \sin(m\Delta\omega\delta t)] \quad (3)$$

which, for a small δt , can be approximated as

$$x(t) \cong \sum_{m=1}^M A_m \sin(m\Delta\omega t) + \sum_{m=1}^M m\Delta\omega\delta t A_m \cos(m\Delta\omega t). \quad (4)$$

The error produced by the clock jitter is approximately given by

$$\begin{aligned} \varepsilon(t) &= x(t) - \sum_{m=1}^M A_m \sin(m\Delta\omega nT_s) \\ &\cong \sum_{m=1}^M m\Delta\omega\delta t A_m \cos(m\Delta\omega t). \end{aligned} \quad (5)$$

The variance of this additive error can be expressed as

$$\sigma_n^2 = \overline{\varepsilon^2(t)} = \overline{\delta t^2} \frac{\Delta\omega}{2\pi} \int_0^{\frac{2\pi}{\Delta\omega}} \left[\sum_{m=1}^M m\Delta\omega A_m \cos(m\Delta\omega t) \right]^2 dt \quad (6)$$

which, owing to the orthogonal nature of the OFDM signal, can be rewritten as

$$\sigma_n^2 = \sigma_j^2 \frac{\Delta\omega}{2\pi} \sum_{m=1}^M \int_0^{\frac{2\pi}{\Delta\omega}} [m\Delta\omega A_m \cos(m\Delta\omega t)]^2 dt, \text{ where}$$




Fig. 6. Block diagram that models the transmitter and multichannel receiver, including noise sources, such as the clock jitter.

$$\begin{aligned} \sigma_j^2 &= \overline{\delta t^2}. \text{ This expression simplifies to} \\ \sigma_n^2 &= \sigma_j^2 \sum_{m=1}^M \frac{m^2 \Delta\omega^2 A_m^2}{2} = \frac{1}{2} \sigma_j^2 \Delta\omega^2 \sum_{m=1}^M m^2 A_m^2. \end{aligned} \quad (7)$$

Please note that the OFDM carriers remain orthogonal as long as the communication channel and the receiver remain linear. The linearity specification is set by the standard bit-error-rate requirement and is a necessary condition for any receiver to operate properly, unless nonlinear postcalibration techniques are used to correct for the nonlinearities. Since this topic is out of the scope of this paper, we assume that the receiver is linear. The $\text{SNR}_{\text{sampled data}}$ is found to be given by

$$\begin{aligned} \text{SNR}_{\text{sampled data}} &= \frac{\sum_{m=1}^M \frac{A_m^2}{2}}{\left[\frac{\sigma_j^2 \Delta\omega^2}{2} \sum_{m=1}^M m^2 A_m^2 \right]} \\ &= \frac{\sum_{m=1}^M A_m^2}{\left[\sigma_j^2 \Delta\omega^2 \sum_{m=1}^M m^2 A_m^2 \right]}. \end{aligned} \quad (8)$$

Assuming $A_m = A$ for $m = 1, \dots, M$, the sampled-data SNR final expression is

$$\text{SNR}_{\text{sampled data}} = \frac{M}{\sigma_j^2 \Delta\omega^2 \sum_{m=1}^M m^2}. \quad (9)$$

Therefore, the sampled-data SNR is inversely proportional to the clock-jitter variance, the squared value of the OFDM frequency spacing, and the term $\sum_{m=1}^M m^2$. This last term is critical in the performance enhancement of the multichannel receiver. For instance, consider a four-channel system using ideal brickwall type of filters. The original OFDM signal has 128 tones that are split with a bank of four filters into four channels with 32 tones each; defining SNR_{128} and SNR_{32} as the $\text{SNR}_{\text{sampled}}$ for the original signal and four-channel signal, the SNR enhancement of the multichannel approach is given by

$$\begin{aligned} \text{SNR}_{\text{Enhancement}} &= \text{SNR}_{32} - \text{SNR}_{128} \\ &= 10 \log \left(\frac{32}{128} \right) - 10 \log \left(\frac{\sum_{m=1}^{32} m^2}{\sum_{m=1}^{128} m^2} \right) \\ &\approx 12 \text{ dB}. \end{aligned} \quad (10)$$

Fig. 7 shows this SNR enhancement for several numbers of channels. In principle, this enhancement can only be obtained if the OFDM tones are separated perfectly by brickwall filters. As real filters with finite rolloffs do not offer perfect channel separation, the architecture becomes sensitive to aliasing of out-of-band tones. The following analysis shows that optimized




Fig. 7. Sampled data SNR enhancement of multichannel-receiver approach versus the number of brickwall-filter channels.

second-, and even first-order, filters are effective in providing tolerance to sampling-clock jitter.

B. Analytical Derivation of the Symbol-Detection SNR

Without loss of generality, the receiver diagram in Fig. 6 only models the analog and digital baseband processing. The matrix Φ represents the analog filter-bank transformation. For N channels, Φ will have N columns, one per channel. The number of rows of Φ corresponds to the number of samples per channel that the ADC takes for one block of S symbols a . The sampling rate should comply with the Nyquist sampling theory, i.e., the number of samples should be not less than S . The receiver can be represented by the following linear transformation:

$$\mathbf{y} = \Phi \mathbf{r} + \mathbf{n}_2 = \Phi(\Psi \mathbf{a} + \mathbf{n}_1) + \mathbf{n}_2 \quad (11)$$

where \mathbf{n}_2 is the noise during sampling. Note that the effects of clock jitter from (7) are included in \mathbf{n}_1 and \mathbf{n}_2 , and therefore, the digital-to-analog converter/ADC in the diagram are ideal. For brevity, (11) is rewritten as

$$\mathbf{y} = \mathbf{G} \mathbf{a} + \mathbf{n} \quad (12)$$

where $\mathbf{G} = \Phi \Psi$ and $\mathbf{n} = \Phi \mathbf{n}_1 + \mathbf{n}_2$.

This is an overdetermined system, and the least square (LS) estimation³ [35], [36] of \mathbf{a} is given by

$$\hat{\mathbf{a}} = \mathbf{R} \mathbf{y} = \mathbf{a} + \mathbf{R} \mathbf{n} \quad (13)$$

where $\mathbf{R} = \mathbf{G}^\dagger = (\mathbf{G}^H \mathbf{G})^{-1} \mathbf{G}^H$. The matrices \mathbf{G} and \mathbf{R} are the *Generation Matrix* and *Symbol-Detection Matrix*, respectively. Depending on the receiver's architecture, \mathbf{G} and \mathbf{R} vary, which result in different amplification of the noise \mathbf{n} as shown in the following:

$$\begin{aligned} E[||\mathbf{R} \mathbf{n}||^2] &= E[\mathbf{n}^H \mathbf{R}^H \mathbf{R} \mathbf{n}] \\ &= E[\mathbf{n}^H \mathbf{Q}^H \Lambda \mathbf{Q} \mathbf{n}] \\ &= E\left[\left(\sum_{i=1}^S \lambda_i n_i^* \mathbf{q}_i^H\right) \left(\sum_{j=1}^S n_j \mathbf{q}_j\right)\right] \end{aligned}$$

³The minimum mean-squared error (mmse) solution is the optimal estimate of the data in the mean-squared error sense. The mmse can provide considerable improvements over the LS solution in the low-SNR regime, particularly if the noise is correlated. In the high-SNR regime both solutions offer similar performances.

$$\begin{aligned} &= E\left[\sum_{i=1}^S \sum_{j=1}^S \lambda_i n_i^* n_j \mathbf{q}_i^H \mathbf{q}_j\right] \\ &= \sum_{i=1}^S \sum_{j=1}^S \lambda_i E(n_i^* n_j) \mathbf{q}_i^H \mathbf{q}_j \\ &= \sum_{i=1}^S \lambda_i E(n_i^* n_i) \mathbf{q}_i^H \mathbf{q}_i \\ &= \sum_{i=1}^S \lambda_i E(||n_i||^2) \end{aligned} \quad (14)$$

where $\mathbf{Q} = [\mathbf{q}_1^T, \mathbf{q}_2^T, \dots, \mathbf{q}_S^T]$ and \mathbf{q}_i^T is the eigenvector of $\mathbf{R}^H \mathbf{R}$ corresponding to the eigenvalue λ_i [36], i.e., the singular value of \mathbf{R} , and $\mathbf{Q}^H \mathbf{Q} = \mathbf{I}$. Assuming that the noise is Gaussian with zero mean and variance σ_n^2 , then

$$E[||\mathbf{R} \mathbf{n}||^2] = \sigma_n^2 \sum_{i=1}^S \lambda_i. \quad (15)$$

Therefore, the noise amplification of different multichannel receiver architecture is determined by the singular values of the reconstruction matrix \mathbf{R} . In the multichannel architecture proposed here, the type of filters will change \mathbf{G} , which in turn changes \mathbf{R} , leading to a different digital and analog receiver structure.

Now, replacing σ_n^2 by the expression in (7), the SNR of the detected symbols can be expressed as

$$\text{SNR} = \frac{||\mathbf{a}||^2}{\frac{1}{2} \sigma_j^2 \Delta \omega^2 \sum_{m=1}^M m^2 A_m^2 \sum_{i=1}^S \lambda_i}. \quad (16)$$

The Monte Carlo simulations shown in Fig. 4 illustrate this important result as was previously discussed. An additional design specification that is highly relaxed in the multichannel approach is the SNR to variations in the clock jitter. Fig. 5 shows that for SNR = 40 dB, the single-channel approach has an SNR sensitivity of -20 dB/ps, whereas the ten-channel approach has -2 dB/ps. This order-of-magnitude lower sensitivity to clock-jitter variations provides robustness to episodic clock-jitter spikes produced by interference or other unpredictable events.

The simulations shown in Fig. 8 for the same setup of Fig. 5 (an OFDM signal with $S = 128$ carriers and bandwidth $B = 5$ GHz) for a ten-channel receiver indicate that the filter's cutoff frequency can be optimized for first- and second-order filters but not for a third-order filter. The figure shows that the second-order receivers have an optimal SNR point at around 300 MHz. In addition to the higher clock-jitter tolerance, reducing the bandwidth in the first-order filters lowers the power consumption and circuit complexity.

The potential of low-order filters for obtaining clock-jitter robustness through bandwidth optimization can be intuitively explained by the following, and a rigorous mathematical proof is provided in the Appendix. The clock-jitter tolerance is primarily due to the attenuation of the high-frequency signal components which are beyond the channel band of interest ($|f| > B/2N$). Reducing the cutoff frequency of the filter, which is originally




Fig. 8. Symbol-detection SNR versus cutoff frequency parameterized by the filter's order and the clock-jitter standard deviation (σ_j). Input signal is OFDM input signal with $S = 128$ and $B = 5$ GHz.

($B/2N$), implies higher attenuation for the signal components of frequency $|f| > B = 2N$, which translates into lower out-of-band convolution of the phase noise and signal which in turn implies lower aliasing after sampling. However, it also means that the signal components within the band of interest will be subjected to some attenuation since the cutoff frequency is less than $B/2N$. The reconstruction scheme (13) compensates for the in-band signal loss (gain and phase errors) that occurs due to reduction of the filter cutoff frequency. Even though the reconstruction scheme can correct the signal loss, there will be a limit after which the reconstruction performance degrades due to the high in-band signal loss. This sets an optimum cutoff frequency that has a maximum SNR. Reducing the cutoff frequency beyond this optimum point for second-order filters reduces the SNR, as is shown in Fig. 8. Moreover, the figure shows that when the first-order-filter cutoff frequency is reduced, the performance of the multichannel receiver gets better because the data construction is able to correct for the signal errors. When it comes to the case of the third-order filter, it is found that the optimum point is the original filter bandwidth $B/2N$.

This analytical derivation also represents a valuable design tool for these receivers because it saves long simulations times. For instance, the Monte Carlo simulation in Fig. 5 took four days using Matlab in a PC with a 2.13-GHz Pentium processor to obtain the SNR for clock jitters lower than 1 ps. It could take several more days if a circuit simulator like Spice were to be used to obtain the clock-jitter specifications. The lack of analytical tools has made the area of multichannel receiver poorly understood and its design noticeably cumbersome.

V. RECEIVER-CIRCUIT IMPLEMENTATION EXAMPLE

This section summarizes some implementation considerations and specifications in multichannel receivers suitable for a baseband OFDM input signal with 5 GHz of bandwidth and containing 128 tones. Fig. 9 shows the block diagram of a multichannel receiver with 5 I&Q parallel channels, an aggregated sampling rate of 10 GS/s, and 40 dB of resolution.

The signal is complex-valued and baseband, and therefore, I&Q processing is used. If a time-interleaved ADC topology is used to achieve these specifications, Fig. 5 shows that the clock-jitter standard-deviation requirement for a 128-tone signal is 0.5 ps, which entails prohibitively high power consumption.

On the other hand, the multichannel system relaxes the standard deviation requirement to 2 ps, which greatly simplifies the sampling-clock generation, routing, and driving circuitry. Additionally, a ten-channel receiver would further relax the standard-deviation requirement to 5 ps.

A. Power Consumption and Area Overhead

The implementation of N filters for the multichannel approach instead of just one, as in a conventional time-interleaved ADC, may initially give the impression that this will result in extra power consumption and area overhead. The reality is that the power consumption of N filters of bandwidth B/N is either the same or lower than the power consumption of one filter with bandwidth B of the same order. This can be explained by realizing that in order to reduce the bandwidth by N times but maintain the dc gain, the filter's transconductance $G_m = \sqrt{KI_{bias}W/L}$ needs to be reduced N times as well, which can be accomplished by lowering N times both the transistor width W and the bias current I_{bias} . Since N filters are needed to cover the bandwidth B , then the total bias current and active-device area will, in principle, remain the same. Moreover, additional power savings can be achieved by lowering the bias current I_{bias} more than the width W . Thus, the N -channel approach offers an extra degree of flexibility that can be exploited to reduce the power consumption. Additionally, the resistor R_f needs to be increased N times to keep the gain constant. However, the passive-device area is smaller than the active-device area in the gigahertz-bandwidth domain addressed in this paper. In any case, this extra passive-device area and the additional routing will most likely introduce an overhead. This area overhead is not a critical drawback, and it is justified by the critical savings in the clock generation, routing, and driving circuits. There are other circuit-design considerations, including the rest of the circuit devices (for example, bypass capacitors, compensation capacitors, resistors, etc.) and the additional separation between filters for isolation purposes.

More importantly, as the bandwidth and dynamic-range requirements continue to increase for future systems, the proposed scheme provides a scalable solution, whereas conventional time-interleaved ADCs will soon not be feasible because of the prohibitive clock-jitter specifications.

B. Clock Generation

The multichannel receiver is achieved with low-complexity clock generation, as it requires a clock at 4 GHz (see Fig. 9). A simple divide-by-two circuit generates the 2-GHz clock for the second set of mixers and for the ADC sampling clocks. Note that if a front-end SHA is used in a time-interleaved architecture (see Fig. 1), it requires a 10-GHz sampling clock. In the proposed receiver, the middle channel is already centered at dc (0 Hz) and does not require frequency translation, although a dummy mixer is included for matching purposes. Simulations in Fig. 11 show that the effect of jitter on the local-oscillator (LO) clocks is less than the effect of clock jitter in the sampling clocks.

The nature of jitter in both cases have a completely different representation. In the case of the LOs, the jitter multiplies the input signal, which produces convolution in the frequency




Fig. 9. Block diagram of a 5 I&Q multichannel receiver for processing a 5-GHz complex baseband signal.

domain. On the other hand, the jitter in the sampling clocks produces aliasing of high-frequency components contaminated with the noise produced by the clock-jitter itself. The filters limit the signal bandwidth, and the bandwidth optimization reduces the impact of this effect.

Thus, all the clocks will have very relaxed clock-jitter specifications as discussed throughout this paper. For the adopted receiver, a simple frequency divider by two is needed. This is an evidence of the low overhead in the extra LOs needed in the proposed approach.

C. Total Integrated Noise Added by N Filters

Another issue that could appear as a drawback of the multichannel scheme is the noise added by the N filters which, in principle, could degrade the overall receiver performance.

Fig. 10 shows a typical first-order filter based on a continuous-time lossy integrator. The output is at node Y, which drives the input of the following ADC. Assuming that the operational amplifier (Op-Amp) provides a perfect virtual ground at node X,

the voltage at output node Y is equivalent to the voltage across the capacitor C . The transfer function of the filter $H(f)$ is

$$H(f) = \frac{GmR_f}{1 + j2\pi fR_fC}. \quad (17)$$

The noise generated by the Gm stage is modeled as the input reference noise $\overline{V_{n1}^2} = 4kt/Gm$. The total integrated noise introduced by $\overline{V_{n1}^2}$ at the output node Y is V_{Y1}^2

$$V_{Y1}^2 = \int_0^{\infty} \frac{4kt}{Gm} |H(f)|^2 df = \frac{kT}{C} GmR_f. \quad (18)$$

The noise current $\overline{I_n^2} = 4kt/R_f$ is generated by the resistor R_f . The total integrated noise introduced by $\overline{I_n^2}$ at the output node Y is V_{Y2}^2

$$V_{Y2}^2 = \int_0^{\infty} \frac{4kT}{R_f} \left| \frac{R_f}{1 + j2\pi fR_fC} \right|^2 df = \frac{kT}{C}. \quad (19)$$

Loading at node Y needs to be introduced for exploring the impact of noise generated by the Op-Amp. Assume R_o and C_L represent the impedance that loads the Op-Amp. C_L is usually the sampling capacitor of the following ADC. The noise generated by the Op-Amp is modeled as the input reference noise voltage $\overline{V_n^2} = 4kt/gm$, where gm is the transconductance of the Op-Amp. The open-loop gain is

$$A(f) = \frac{gmR_o}{1 + sR_oC_L}. \quad (20)$$

Let $A_C(f)$ be the closed-loop noise transfer function from $\overline{V_{n2}^2}$ to the output

$$A_C(f) = \frac{A(f)}{1 + A(f)} = \frac{gmR_o}{1 + sR_oC_L + gmR_o}. \quad (21)$$

The introduced total integrated noise V_{Y3}^2 is

$$V_{Y3}^2 = \int_0^\infty \frac{4kT}{gm} |A_C(f)|^2 df = \frac{kT}{C_L}. \quad (22)$$

The overall integrated noise that goes into the ADC is $V_{n,\text{sampling}}^2$

$$V_{n,\text{sampling}}^2 = V_{Y1}^2 + V_{Y2}^2 + V_{Y3}^2 = \frac{kT}{C} (GmR_f + 1) + \frac{kT}{C_L}. \quad (23)$$

It shows that the N -channel approach offers an extra degree of flexibility that allows lowering either the noise at the filter output or the power consumption when the single filter is replaced by N filters with N times less bandwidth. Assuming that $C = C_L$, the total integrated noise at the output of each filter can be expressed as $\eta kT/C$, where η is a factor that depends on the amplifier topology. Then, the only way to lower the noise is by increasing the capacitance C . If the capacitance is increased N times while leaving fixed the open-loop gain GmR_f , the filter will have an N times lower bandwidth $1/R_fC$ and the same power consumption. In this way, the N -channel topology introduces N times less noise at the expense of N times more power. Another option is to leave constant the capacitance C and lower N times the transconductance Gm . To keep the fixed gain, R_f is increased by N times; thus, the bandwidth is lowered by N times. In this case, it will lower the power of each filter by N times, leading to the same power consumption with the same total integrated noise $\eta kT/C$. Moreover, the power consumption can be lowered at the expense of some area overhead by reducing the bias current I_{bias} more than the transistor width W , as was explained before. Therefore, there are two extreme cases: one possessing N times larger power consumption and N times lower noise and the other offering lower power consumption, the same noise power, and some area overhead. The optimal point should be somewhere between these two extreme cases, which can offer some power/noise savings at the expense of some area overhead. Note that C should be of sufficient size such that the $\eta kT/C$ noise term is negligible in comparison with the additive noise derived in (7).

VI. CONCLUSION

This paper has exploited the relaxation of the clock-jitter specifications offered by multichannel filter banks. The




Fig. 10. Block diagram of a first-order filter based on a continuous-time lossy integrator.




Fig. 11. Comparison between the performance impact of sampling jitter and LO mixing jitter for a ten-channel, second-order, and bandwidth-optimized receiver.

analytical framework developed in this paper allows the optimal design of baseband low-order (first- and second-order) multichannel receivers with robustness to one of the most fundamental limitations in wideband communication receivers: clock jitter. The design example (see Fig. 9 of a multichannel receiver can process a 5-GHz baseband signal with 40 dB of SNR with sampling clocks that can tolerate up to 5 ps_{rms} of clock jitter, enabling several high-data-rate communication applications. Existing architectures based on time-interleaving require 0.5 ps_{rms} of clock jitter for those specifications, which has become a roadblock for future wideband communication receivers.

APPENDIX

Consider an OFDM signal composed of M complex sinusoidal signals of bandwidth B applied to the N -channel system in Fig. 9. Without loss of generality, assume Butterworth filtering with magnitude $|H(j\omega)| = 1/\sqrt{1 + (\omega/\omega_c)^{2\alpha}}$ and phase $\phi(\omega)$, where ω_c is the filter cutoff frequency and α is the filter order. After mixing and filtering, the signal in path i , for $i = 1, \dots, N$, is given by

$$v_i(t) = \sum_{m=-M/2}^{M/2} \frac{A_m e^{j\varphi(m\Delta\omega - \omega_{LOi})} e^{j(m\Delta\omega - \omega_{LOi})t}}{\sqrt{1 + \left(\frac{m\Delta\omega - \omega_{LOi}}{\omega_c}\right)^{2\alpha}}} \quad (24)$$

where A_m is the symbol of the m th tone, $\Delta\omega$ is the tone-frequency spacing between the tones which is equal to B/M , and ω_{LOi} is the LO frequency in path i . This signal is sampled at instances $t_n = nT_s + \delta t$ by clocks of frequency $F_s = 1/T_s$ and clock jitter δT with variance σ_j^2 . The uncertainty produced by the clock jitter on the OFDM signal can be obtained as (25),

$$v_i(n) = \sum_{m=-M/2}^{M/2} \frac{A_m e^{j\varphi(m\Delta\omega - \omega_{LOi})} e^{j(m\Delta\omega - \omega_{LOi})nT_s} e^{j(m\Delta\omega - \omega_{LOi})\delta t}}{\sqrt{1 + \left(\frac{m\Delta\omega - \omega_{LOi}}{\omega_c}\right)^{2\alpha}}} \quad (25)$$

which is shown at the top of the page. For a small δt , this can be approximated as

$$v_i(n) \approx \sum_{m=-M/2}^{M/2} \frac{A_m e^{j\varphi(m\Delta\omega - \omega_{LOi})} e^{j(m\Delta\omega - \omega_{LOi})nT_s}}{\sqrt{1 + \left(\frac{m\Delta\omega - \omega_{LOi}}{\omega_c}\right)^{2\alpha}}} \times [+j(m\Delta\omega - \omega_{LOi})\delta t]. \quad (26)$$

The error produced by the clock jitter is approximately given by

$$\begin{aligned} \epsilon_i(n) &= v_i(n) \\ &- \sum_{m=-M/2}^{M/2} \frac{A_m e^{j\varphi(m\Delta\omega - \omega_{LOi})} e^{j(m\Delta\omega - \omega_{LOi})nT_s}}{\sqrt{1 + \left(\frac{m\Delta\omega - \omega_{LOi}}{\omega_c}\right)^{2\alpha}}} \\ &\approx \sum_{m=-M/2}^{M/2} \frac{A_m e^{j\varphi(m\Delta\omega - \omega_{LOi})} e^{j(m\Delta\omega - \omega_{LOi})nT_s}}{\sqrt{1 + \left(\frac{m\Delta\omega - \omega_{LOi}}{\omega_c}\right)^{2\alpha}}} \\ &\times j(m\Delta\omega - \omega_{LOi})\delta t. \end{aligned} \quad (27)$$

The variance of this additive error in the i th path can be expressed as

$$\overline{\epsilon_i^2(n)} = \frac{T_s \Delta\omega}{2\pi} \sum_{n=0}^{2\pi/T_s \Delta\omega} |\epsilon_i(n)|^2. \quad (28)$$

For the N paths, assuming uncorrelated noise, the total variance is given by

$$\overline{\epsilon^2(n)} = \sum_{i=1}^N \overline{\epsilon_i^2(n)}. \quad (29)$$

Following the same procedure from (11) to (15), the symbol-detection SNR is found to be

$$\text{SNR} = \frac{\|\mathbf{a}\|^2}{\overline{\epsilon^2(n)} \sum_{i=1}^S \lambda_i}. \quad (30)$$

Monte Carlo simulations confirmed the validity of this expression. Fig. 8 shows the SNR as a function of the filter cutoff frequency ω_c parameterized by different filter orders.

REFERENCES

- [1] B. Razavi, "Design of millimeter-wave CMOS radios: A tutorial," *IEEE Trans. Circuits Syst. I*, vol. 56, no. 1, pp. 4–16, Jan. 2009.
- [2] C. Marcu, D. Chowdhury, C. Thakkar, M. T. L.-K. Kong, J.-D. Park, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, and A. Niknejad, "A 90 nm CMOS low-power 60 GHz transceiver with integrated baseband circuitry," in *Proc. IEEE Int. Solid State Circuits Conf.*, Feb. 2009, pp. 314–315.
- [3] J. Mitola, "The software radio architecture," *IEEE Commun. Mag.*, vol. 33, no. 5, pp. 26–38, May 1995.
- [4] A. Abidi, "The path to the software-defined radio receiver," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 954–966, May 2007.
- [5] J. Mitola and J. G. Q. Maguire, "Cognitive radio: Making software radios more personal," *IEEE Pers. Commun.*, vol. 6, no. 4, pp. 13–18, Aug. 1999.
- [6] S. Haykin, "Cognitive radio: Brain-empowered wireless communications," *IEEE J. Sel. Areas Commun.*, vol. 23, no. 2, pp. 201–220, Feb. 2005.
- [7] K. Muhammad, R. Staszewski, and D. Leipold, "Digital RF processing: Toward low-cost reconfigurable radios," *IEEE Commun. Mag.*, vol. 43, no. 8, pp. 105–113, Aug. 2005.
- [8] D. Cabric, S. Mishra, and R. Brodersen, "Implementation issues in spectrum sensing for cognitive radios," in *Proc. 38th Asilomar Conf. Signals, Syst., Comput.*, Nov. 2004, pp. 772–776.
- [9] J. Porter and S. Wright, "A sixteen-channel multiplexing upgrade for single channel receivers," *Magn. Reson. Imaging*, vol. 19, no. 7, pp. 1009–1016, Sep. 2001.
- [10] J. Porter, S. Wright, and N. Famili, "A four-channel time domain multiplexer: A cost-effective alternative to multiple receivers," *Magn. Reson. Med.*, vol. 32, no. 4, pp. 499–504, Oct. 1994.
- [11] J. Bankson, M. Griswold, S. Wright, and D. Sodickson, "SMASH imaging with an eight element multiplexed RF coil array," *Magn. Reson. Mater. Phys.*, vol. 10, no. 2, pp. 93–104, Jun. 2000.
- [12] D. Spence and S. W. J. Ji, "Using large arrays for SNR improvement on receiver limited MRI systems," in *Proc. 27th Annu. Int. Conf. Eng. Med. Biol. Soc.*, Sep. 2005, pp. 4286–4289.
- [13] ADC Performance Survey 1997–2009 (ISSCC & VLSI Symposium) [Online]. Available: <http://www.stanford.edu/~murrmann/adc-survey.html>
- [14] S. Hoyos, "Challenges for future RF integration," in *Proc. Int. Microwave Symp. Radiofrequency Integr. Circuit Workshop, 2009* [Online]. Available: http://www.ims2009.org/workshop_descrip.htm#WSG
- [15] M. Shinagawa, Y. Akazawa, and T. Wakimoto, "Jitter analysis of high-speed sampling systems," *IEEE J. Solid-State Circuits*, vol. 25, no. 1, pp. 220–224, Feb. 1990.
- [16] F. Maloberti, *Data Converters*, 1st ed. Berlin, Germany: Springer-Verlag, 2008.
- [17] A. Papoulis, "Generalized sampling expansion," *IEEE Trans. Circuits Syst.*, vol. CAS-24, no. 11, pp. 652–654, Nov. 1977.
- [18] S. Hoyos and B. M. Sadler, "UWB mixed-signal transform-domain direct-sequence receiver," *IEEE Trans. Wireless Commun.*, vol. 6, no. 8, pp. 3038–3046, Aug. 2007.
- [19] S. Hoyos, B. M. Sadler, and G. R. Arce, "Broadband multicarrier communications receiver based on analog to digital conversion in the frequency domain," *IEEE Trans. Wireless Commun.*, vol. 5, no. 3, pp. 652–661, Mar. 2006.
- [20] S. Hoyos and B. M. Sadler, "Ultra-wideband analog to digital conversion via signal expansion," *IEEE Trans. Veh. Technol.*, vol. 54, no. 5, pp. 1609–1622, Sep. 2005.
- [21] S. R. Velazquez, T. Q. Nguyen, and S. R. Broadstone, "Design of hybrid filter banks for analog/digital conversion," *IEEE Trans. Signal Process.*, vol. 46, no. 4, pp. 956–967, Apr. 1998.
- [22] M. Hsieh, "Single chip high-speed serial link communications for multichannel and multi-standard applications," Ph.D. dissertation, Faculty Grad. School, Univ. Minnesota, St. Paul, MN, 2008.
- [23] B. Razavi, "Challenges in the design of high-speed clock data recovery circuit," *IEEE Commun. Mag.*, vol. 40, no. 8, pp. 94–101, Aug. 2002.
- [24] S.-H. Lee, M.-S. Hwang, Y. Choi, Y. M. S. Kim, B.-J. Lee, D.-K. Jeon, W. Kim, Y.-J. Park, and G. Ahh, "A 5-Gb/s 0.25- μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuit," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1822–1830, Dec. 2002.
- [25] V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2003, pp. 589–594.


- [26] L. Tomba and W. Krzymien, "A model for the analysis of timing jitter in OFDM systems," in *Proc. IEEE Int. Conf. Commun.*, Jun. 1998, pp. 7–11.
- [27] U. Onunkwo, Y. Li, and A. Swami, "Effect of timing jitter on OFDM-based UWB systems," *IEEE J. Sel. Areas Commun.*, vol. 24, no. 4, pp. 787–793, Apr. 2006.
- [28] R. W. Chang, "Orthogonal frequency division multiplexing," U.S. 3 488 445, Jan. 6, 1970.
- [29] B. R. Saltzberg, "Performance of an efficient data transmission system," *IEEE Trans. Commun. Technol.*, vol. COM-15, no. 6, pp. 805–813, Dec. 1967.
- [30] I. Kalet, "The multitone channel," *IEEE Trans. Commun.*, vol. 37, no. 2, pp. 119–124, Feb. 1989.
- [31] P. S. Chow, J. M. Cioffi, and J. A. C. Bingham, "A practical discrete multitone transceiver loading algorithm for data transmission over spectrally shaped channels," *IEEE Trans. Commun.*, vol. 43, no. 2–4, pp. 773–775, Mar. 1995.
- [32] L. J. Cimini, Jr., "Analysis and simulation of a digital mobile channel using orthogonal frequency division multiplexing," *IEEE Trans. Commun.*, vol. COM-33, no. 7, pp. 665–675, Jun. 1985.
- [33] S. B. Weinstein and P. M. Ebert, "Data transmission by frequency-division multiplexing using the discrete Fourier transform," *IEEE Trans. Commun. Technol.*, vol. COM-19, no. 5, pp. 628–634, Oct. 1971.
- [34] B. Hirosaki, "An orthogonally multiplexed QAM system using the discrete Fourier transform," *IEEE Trans. Commun.*, vol. COM-29, no. 7, pp. 928–989, Jul. 1981.
- [35] V. Trees, *Detection, Estimation, and Modulation Theory*. New York: Wiley, 2001.
- [36] S. Haykin, *Adaptive Filter Theory*, 4th ed. Upper Saddle River, NJ: Prentice-Hall, 2002.
- [37] S. Gupta, M. Inerfield, and J. Wang, "A 1-GS/s 11-bit ADC with 55-dB SNDR, 250-mW power realized by a high bandwidth scalable time-interleaved architecture," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2650–2657, Dec. 2006.
- [38] C.-C. Hsu, F.-C. Huang, C.-Y. Shih, C.-C. Huang, Y.-H. Lin, C.-C. Lee, and B. Razavi, "An 11 b 800 MS/s time-interleaved ADC with digital background calibration," in *Proc. IEEE ISSCC*, 2007, pp. 464–465.
- [39] S. Huang and B. C. Levy, "Blind calibration of timing offsets for four-channel time-interleaved A/D converters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 4, pp. 863–876, Apr. 2007.
- [40] C.-C. Hsu, "A 7 b 1.1 GS/s reconfigurable time-interleaved ADC in 90 nm CMOS," in *Proc. Symp. VLSI Circuits*, Jun. 2007, pp. 66–67.
- [41] Z.-M. Lee, C.-Y. Wang, and J.-T. Wu, "A CMOS 15-bit 125-MS/s time-interleaved ADC with digital background calibration," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2007, vol. 42, pp. 209–212.
- [42] A. Haftbaradaran and K. Martin, "A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 3, pp. 234–238, Mar. 2008.
- [43] S. M. Louwsma, A. J. M. van Tuijl, M. Vertregt, and B. Nauta, "A 1.35 GS/s, 10 b, 175 mW time-interleaved ADC in 0.13 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 778–786, Apr. 2008.
- [44] G. Ferre, M. Jridi, L. Bossuet, B. L. Gal, and D. Dallet, "A new orthogonal online digital calibration for time-interleaved analog-to-digital converters," in *Proc. ISCAS*, May 2008, pp. 576–579.
- [45] A. Nazemi, C. Grace, L. Lewyn, B. Kobeissy, O. Agazzi, P. Voois, C. Abidin, G. Eaton, M. Kargar, C. Marquez, S. Ramprasad, F. Bollo, V. Posse, S. Wang, and G. Asmanis, "A 10.3 GS/s 6 bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90 nm CMOS," in *Proc. Symp. VLSI Circuits Dig.*, Jun. 2008, pp. 18–19.
- [46] W.-H. Tu and T.-H. Kang, "A 1.2 V 30 mW 8 b 800 MS/s time-interleaved ADC in 65 nm CMOS," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2008, pp. 72–73.
- [47] D. Camarero, K. Ben Kalaia, J.-F. Naviner, and P. Loumeau, "Mixed-signal clock-skew calibration technique for time-interleaved ADCs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3676–3687, Dec. 2008.
- [48] K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, and G. Temes, "A noise-coupled time-interleaved delta-sigma ADC with 4.2 MHz bandwidth, 98 dB THD, and 79 dB SNDR," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2601–2602, Dec. 2008.
- [49] W. Liu, Y. Chang, S.-K. Hsien, B.-W. Chen, Y.-P. Lee, W.-T. Chen, T.-Y. Yang, G.-K. Ma, and Y. Chiu, "A 600 MS/s 30 mW 0.13 μm CMOS ADC array achieving over 60 dB SFDR with adaptive digital equalization," in *Proc. ISSCC*, Feb. 2009, pp. 82–83, 83a.
- [50] E. Alpmann, H. Lakdawala, L. R. Carley, and K. Soumyanath, "A 1.1 V 50 mW 2.5 GS/s 7 b time-interleaved C-2C SAR ADC in 45 nm LP digital CMOS," in *Proc. ISSCC*, Feb. 2009, pp. 76–77, 77a.
- [51] A. Varzaghani and C.-K. Yang, "A 4.8 GS/s 5-bit ADC-based receiver with embedded DFE for signal equalization," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 901–915, Mar. 2009.
- [52] J. A. McNeill, C. David, M. Coln, and R. Croughwell, "Split ADC calibration for all-digital correction of time-interleaved ADC errors," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 5, pp. 344–348, May 2009.
- [53] C. R. Anderson, S. Venkatesh, J. E. Ibrahim, R. M. Buehrer, and J. H. Reed, "Analysis and implementation of a time-interleaved ADC array for a software-defined UWB receiver," *IEEE Trans. Veh. Technol.*, vol. 58, no. 8, pp. 4046–4063, Sep. 2009.
- [54] E. A. M. Klumperink, R. Shrestha, E. Mensink, V. J. Arkesteijn, and B. Nauta, "Cognitive radios for dynamic spectrum access—Polyphase multipath radio circuits for dynamic spectrum access," *IEEE Commun. Mag.*, vol. 45, no. 5, pp. 104–112, May 2007.
- [55] D. Jakonis, K. Folkesson, J. Dbrowski, P. Eriksson, and C. Svensson, "A 2.4-GHz RF sampling receiver front-end in 0.18- μm CMOS," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1265–1277, Jun. 2005.
- [56] P. Eriksson and H. Tenhunen, "Phase noise in sampling and its importance to wideband multicarrier base station receivers," in *Proc. IEEE Int. Conf. Acoust., Speech, Signal Process.*, 1999, vol. 5, pp. 2737–2740.
- [57] P. Löwenborg, "Asymmetric filter banks for mitigation of mismatch errors in high-speed analog-to-digital converters," Ph.D. dissertation, Linköping Studies Sci. Technol., Linköping Univ., Linköping, Sweden, 2002.
- [58] M. Gustavsson, "CMOS A/D converters for telecommunications," Ph.D. dissertation, Linköping Studies Sci. Technol., Linköping Univ., Linköping, Sweden, 1998.
- [59] H. Johansson and P. Löwenborg, "A least-squares filter design technique for the compensation of frequency response mismatch errors in time-interleaved A/D converters," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 11, pp. 1154–1158, Nov. 2008.
- [60] H. Kopmann and H. G. Göckler, "Ultra-wideband direct conversion receivers for satellite on-board processing: System analysis and digital error compensation," in *Proc. 23rd AIAA ICSSC*, Rome, Italy, 2005.
- [61] H. Kopmann, "Comprehensive model-based error analysis of multiple concurrent, time-interleaved, and hybrid ultra-wideband analogue-to-digital conversion," *EURASIP J. Signal Process.*, vol. 84, no. 10, pp. 1837–1859, Oct. 2004.
- [62] H. Kopmann and H. G. Göckler, "Error analysis of ultra-wideband hybrid analogue-to-digital conversion," in *Proc. EURASIP 12th EU-SIPCO*, Vienna, Austria, Sep. 2004, pp. 1091–1094.
- [63] H. Kopmann, "A generalised parametric error model of ultra-wideband analogue-to-digital conversion," in *Proc. 3rd Karlsruhe Workshop Softw. Radios*, Karlsruhe, Germany, Mar. 2004, pp. 101–110.
- [64] B. Brannon, "Sampled Systems and the Effects of Clock Phase Noise and Jitter Application Note AN-756, Analog Devices.
- [65] K. Lee and W. Namgoong, "A 0.25 μm CMOS 3-bit 12.5 G samples/s frequency channelized receiver for serial-links," in *Proc. IEEE ISSCC*, San Francisco, CA, Feb. 2005, pp. 336–337.
- [66] A. Medi and W. Namgoong, "A high data-rate energy-efficient interference-tolerant fully integrated frequency channelized UWB transceiver for impulse radio," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 974–980, Apr. 2008.
- [67] A. Amirkhany, A. Abbasfar, J. Savoj, M. Jeeradit, B. Garlepp, R. T. Kollipara, V. Stojanovic, and M. Horowitz, "A 24 Gb/s software programmable analog multi-tone transmitter," *IEEE J. Solid-State Circuits*, vol. 43, no. 4, pp. 999–1009, Apr. 2008.
- [68] A. Amirkhany, A. Abbasfar, V. Stojanovic, and M. A. Horowitz, "Analog multi-tone signaling for high-speed backplane electrical links," in *Proc. IEEE Glob. Telecommun. Conf.*, Nov. 27, 2006, pp. 1–6.



Sebastian Hoyos received the B.S. degree in electrical engineering from Pontificia Universidad Javeriana (PUJ), Bogota, Colombia, in 2000, and the M.S. and Ph.D. degrees in electrical engineering from the University of Delaware, Newark, in 2002 and 2004, respectively.

He was with Lucent Technologies Inc., Bogota, Colombia, from 1999 to 2000 for the Andean region in South America. Simultaneously, he was a lecturer with PUJ, where he lectured on microelectronics and control theory. During his M.S. and Ph.D. studies, he was with PMC-Sierra Inc., the Delaware Research Partnership Program, and the Army Research Laboratory Collaborative Technology Alliance in

Communications and Networks. In the fall of 2004, he was a Postdoctoral Researcher with the Berkeley Wireless Research Center, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, Texas A&M University, College Station. His research interests include communication systems, wireless communications, robust signal processing, and mixed-signal high-performance and low-power systems and circuit design.



Srikanth Pentakota received the B.Tech. (Hons) degree in electronics and instrumentation from the National Institute of Technology, Rourkela, India, in 2007.

From July 2007 to December 2007, he was a Subject Matter Expert with AMDOCS, Pune, India, and from May 2006 to July 2006, he was with the Indian Institute of Science, Bangalore, India, as an Intern, where he worked on electronics for impedance cardiographs. He has been a Graduate Student and Teaching Assistant with the Analog and

Mixed-Signal Center, Electrical Engineering Department, Texas A&M University, College Station, since 2008. He is currently with Silicon Laboratories, Austin, in the Broadcast Division. His research interests include high-speed analog and mixed-signal circuits, data converters, and multichannel receivers.



Zhuizhuan Yu received the B.S. and M.S. degrees in electrical engineering from the Beijing University of Posts and Telecommunications, Beijing, China, in 2000 and 2003, respectively. She is currently working toward the Ph.D. degree at the Analog and Mixed-Signal Center, Department of Electrical Engineering, Texas A&M University, College Station.

From 2003 to 2005, she was a System Engineer with Siemens Ltd., China. Her research interest is in the interdisciplinary area between signal processing and circuit design. Her particular research topic is

mixed-signal compressive sensing and its applications.



Ehab Sobhy Abdel Ghany received the B.Sc. and M.Sc. degrees in electronics and communications engineering from Cairo University, Cairo, Egypt, in 2004 and 2007, respectively. He is currently working toward the Ph.D. degree at the Analog and Mixed-Signal Center, Texas A&M University, College Station.

In summer 2003, he was an Intern with the Microsystems Components and Packaging Department of IMEC, Leuven, Belgium. His research interests include analog and RF circuits.



Xi Chen was born in China, in 1983. He received the B.S. degree from the Department of Micro-electronics, Fudan University, Shanghai, China, and the M.S. degree in electrical engineering from Texas A&M University, College Station, in 2006 and 2009, respectively, where he is currently working toward the Ph.D. degree in the Analog and Mixed-Signal Center, Department of Electrical Engineering.

His research includes low-noise transconductance amplifier design, RF receiver front-end, and hardware implementation of compressive-sensing

receivers.



Ramy Saad was born in Cairo, Egypt, in 1981. He received the B.S. and M.S. degrees in electronics and communications engineering from Cairo University, Cairo, in 2004 and 2007, respectively. He is currently working toward his Ph.D. in the Analog and Mixed-Signal Center, Texas A&M University, College Station.

His research interests include analog design, data converters, and multistandard wireless receivers.



Samuel Palermo (S'98–M'07) received the B.S. and M.S. degrees in electrical engineering from Texas A&M University, College Station, in 1997 and 1999, respectively, and the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, in 2007.

From 1999 to 2000, he was with Texas Instruments, Dallas, where he worked on the design of mixed-signal integrated circuits for high-speed serial-data communication. From 2006 to 2008, he was with Intel Corporation, Hillsboro, OR, where

he worked on high-speed optical and electrical I/O architectures. Since 2009, he has been with the Electrical and Computer Engineering Department, Texas A&M University, where he is currently an Assistant Professor. His research interests include high-speed electrical and optical links, clock-recovery systems, and techniques for device variability compensation.

Dr. Palermo is a member of Eta Kappa Nu. He was a recipient as coauthor of the Jack Raper Award for Outstanding Technology-Directions Paper at the 2009 International Solid-State Circuits Conference.



Jose Silva-Martinez (SM'98–F'10) was born in Tecamachalco, Puebla, México. He received the M.Sc. degree from the Instituto Nacional de Astrofísica Óptica y Electrónica (INAOE), Puebla, México, in 1981, and the Ph.D. degree from Katholieke Universiteit Leuven, Leuven, Belgium, in 1992.

From 1981 to 1983, he was with the Electrical Engineering Department, INAOE, where he was involved with switched-capacitor circuit design.

In 1983, he was with the Department of Electrical Engineering, Universidad Autónoma de Puebla, Puebla, Mexico, where he remained until 1993. He pioneered the graduate program on Opto-Electronics in 1992. In 1993, he rejoined the Electronics Department, INAOE, and from May 1995 to December 1998, was the Head of the Electronics Department. He was a Cofounder of the Ph.D. program on Electronics in 1993. He is currently with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, where he is a Professor. He has published over 86 and 140 journal and conference papers, respectively, one book, and nine book chapters. He was the inaugural holder of the Texas Instruments Professorship-I in Analog Engineering, Texas A&M University (2002–2008). His current field of research is in the design and fabrication of integrated circuits for communication and biomedical applications.

Dr. Silva-Martinez served as IEEE CASS Vice President Region-9 (1997–1998), and as Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS PART II from 1997 to 1998 and in 2002–2003, Associate Editor of IEEE TCAS Part I in 2004–2005 and 2007–2009, and currently serves in the Board of Editors of other six major journals. He was the recipient of the 2005 Outstanding Professor Award by the ECE Department, Texas A&M University, recipient as coauthor of the paper that got the RF-IC 2005 Best Student Paper Award, and coreipient of the 1990 European Solid-State Circuits Conference Best Paper Award.