

Design of Three-Stage Class-AB 16 Ω Headphone Driver Capable of Handling Wide Range of Load Capacitance

Vijay Dhanasekaran, *Member, IEEE*, Jose Silva-Martinez, *Senior Member, IEEE*, and Edgar Sánchez-Sinenco, *Fellow, IEEE*

Abstract—In this paper, the effect of load capacitance variation on the location of the closed loop poles of three-stage amplifiers is analyzed and a frequency compensation scheme that automatically adjusts the damping factor according to the load capacitance is proposed. A class-AB 16 Ω headphone driver designed using the proposed scheme in 0.13 μm technology can handle 1 pF to 22 nF capacitive load while consuming as low as 1.2 mW of quiescent power. It can deliver a peak power of 40 mW (1.6 Vpp swing) to the load with -84.8 dB THD and 92 dB peak SNR. It occupies 0.1 mm² area.

Index Terms—Class-AB amplifiers, class-AB drivers, audio power amplifiers, headphone drivers, multi-stage amplifiers, capacitive loaded amplifiers.

I. INTRODUCTION

DU E to rapid growth in mobile entertainment electronics, the demand for high-efficiency headphone drivers has generated a great deal of interest in recent times. Owing to electro magnetic interference (EMI) issues with class-D drivers, class-AB architecture is preferred for headphone applications [1]. In order to reduce design cycle time and time-to-market, a versatile driver that can be deployed to a variety of platforms is desirable. Capacitive loads as large as 20 nF are used in some platforms for electro static discharge (ESD) protection and EMI suppression. Other platforms may use low-capacitance diodes for ESD protection. Also, the end-users typically prefer to use the headphone output as an input for other devices like desktop speakers, FM transmitters, home theater systems, etc. Depending on the usage conditions, the cable capacitance can range from few tens of pF to few 100 pF. Also, a series inductor is employed in some platforms that functions as a FM choke. The target driver configuration with possible range of loads is shown in Fig. 1.

Manuscript received October 28, 2008; revised March 18, 2009. Current version published May 28, 2009.

V. Dhanasekaran was with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77843 USA. He is now with Qualcomm, San Diego, CA 92121 USA (e-mail: dvijay@ece.tamu.edu).

J. Silva-Martinez and E. Sánchez-Sinenco are with the Analog and Mixed-Signal Center, Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77843 USA (e-mail: jsilva@ece.tamu.edu; sanchez@ece.tamu.edu).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JSSC.2009.2020461




Fig. 1. 16 Ω driver configuration.

Since the battery life is an important aspect of the portable gadgets, driver's power efficiency has to be maximized. The power efficiency (P_{EFF}) is defined as the ratio of the average power delivered to the load to the average power dissipated from the supply. P_{EFF} of the class-AB stage can be expressed as (see Appendix A)

$$P_{\text{EFF}} = \frac{1}{CF(1 + 2CFI_Q/I_P)} \quad (1)$$

where I_P is the peak load current, I_Q is the quiescent current and CF is the peak-to-average ratio or the crest factor of the waveform.

Since the CF of a music waveform can be as large as 19 dB [3], I_Q significantly affects the P_{EFF} of the driver. From (1) it can be seen that P_{EFF} can be improved if $I_P/I_Q \gg 2CF$.

Several solutions for low-voltage headphone driver design for portable equipments were recently published. A low-voltage two-stage class-AB driver was proposed in [4]. This design uses a folded-mesh biasing approach described in [5] to achieve 0.8 V operation. The main drawback of this design is that the power delivered to the headphone (peak power of 3.2 mW on 16 Ω load) is inadequate for many cases. In order to minimize the cross-over distortion without consuming large quiescent power, an interesting approach that uses an adaptive bias current was proposed in [1]. This technique, however, fails to tackle the distortion due to the triode region of operation of the output transistors, which is typically the dominant source of distortion in low-voltage designs. Another design presented in [6] is based on three-stage nested Miller compensated (NMC) class-AB amplifier. Since the three-stage amplifier has sufficiently large gain, it achieves a reasonable distortion performance while delivering adequate power (peak power of 53.5 mW on 16 Ω

load). The design also supports wide range of load capacitors spanning from no load to 12 nF. The drawback of this approach is that the quiescent power consumption of the amplifier is quite large (12.5 mW), which is mainly attributed to the NMC scheme. Some designs use a series resistor at the output to achieve stability with large capacitive load. However, this approach is undesirable for power efficiency and peak output power in case low-voltage, low-power drivers.

A design that achieves stable operation for capacitive loads ranging from 1 pF to 22 nF with only 1.2 mW of quiescent power dissipation was presented in brief by the authors [7]. In this paper, detailed analysis of three-stage amplifiers under large load variation and evolution of the proposed architecture is presented. Also, description of a new class-AB bias scheme used in the driver is provided.

The rest of the paper is organized as follows. An analysis of the three stage amplifier compensation and its behavior under large load variation is presented in Section II. A new equivalent circuit used for this analysis is formally verified in Appendix B. In Section III, an approximate solution for load invariant damping based on an intuitive approach is proposed and is corroborated by simulations. Transistor level implementation of a 16 Ω driver based on the proposed compensation scheme is described in Section IV. Experimental results are shown in Section V and conclusions are drawn in Section VI.

II. BEHAVIOR OF THREE STAGE AMPLIFIERS UNDER LARGE LOAD VARIATION

Two stage amplifiers that support a wide range of capacitive loads have been reported in [8], [9] but so far this capability has not been demonstrated in three-stage amplifiers. Several compensation schemes for three-stage amplifiers driving large capacitance load with power efficiency more than 10 times that of the conventional NMC scheme have been reported recently [10]–[14]. The damping factor control frequency compensation (DFCFC) presented in [10] has the core idea for reducing power consumption for large capacitive loads and is also suitable for low-resistance drivers. The main aim of these compensation schemes is to maximize the performance for a single value of capacitive load. However, all of these schemes are vulnerable to large peaking in frequency response and potential instability when the load capacitance is dropped to small values. In order to come up with a compensation scheme for a wide range of capacitive loads, an insightful analysis of the three-stage amplifier compensation scheme and the pole locus as a function of capacitive load is required.

A. Intuitive Interpretation of Three-Stage Amplifier Compensation and Power Efficiency Improvement in DFCFC

An equivalent circuit of a three-stage amplifier that assists in gaining insight on the behavior of its closed-loop poles is presented in this section. A three-stage amplifier configuration with first stage forming the dominant pole is shown in Fig. 2(a). G_{m1} represents the transconductance of the first stage of the amplifier. A_2 represents the gain of the second stage and A_3 represents the third stage gain inclusive of the load capacitance. $A_2 \cdot A_3$ along with C_{c1} acts like an “active RC” integrator though the current generator is G_{m1} instead of a resistor. C_{c1}




Fig. 2. (a) Basic three-stage amplifier with dominant pole on the first stage. (b) C_{c1} providing unity feedback around second and third stage. (c) High-frequency equivalent circuit.

provides the unity feedback assuming high output impedance for G_{m1} and ignoring the parasitic capacitance at the output node of G_{m1} . Now, the full circuit can be modeled as an integrator (G_{m1}/sC_{c1}) cascaded by $A_2 \cdot A_3$ in unity feedback [see Fig. 2(b)], which yields the equivalent circuit in Fig. 2(c). This simplified equivalent circuit breaks up the problem of three-stage compensation to that of an integrator and a biquad design, which are very well understood. It also provides good insight and helps understanding of complicated cases without relying on exact transfer functions with several unimportant terms.

The equivalent circuit can be verified using a formal analysis (see Appendix B) and the following assumptions. 1) The capacitance at the output node of G_{m1} is much smaller compared to the compensation capacitance C_{c1} . 2) The loading of C_{c1} at the output is small compared to that of the actual load capacitor at the output. 3) The feed-forward current via C_{c1} to the output is insignificant. Due to low resistance and large capacitance load, the frequency at which the forward current from the capacitor C_{c1} dominates the current from to output stage (i.e., the zero frequency) is very large. Hence, the effect of the feed-forward path can be safely ignored. Also, note that this equivalent circuit is not accurate at very low frequencies due to the ignorance of the output conductance of the gain stages and is intended for stability analysis and studying high-frequency behavior of the closed loop amplifier.




Fig. 3. (a) Second and third stage in unity feedback loop—NMC. (b) Second and third stage in unity feedback loop—DFCFC.

The biquad in the equivalent circuit is analyzed for the NMC and the DFCFC schemes. The biquad formed by the second and the third stage in the unity feedback loop for both of the cases are shown in Fig. 3. G_{m2} and G_{m3} represent the transconductance of the second and third stage, respectively. C_{c2} is the second Miller compensation capacitance. C_{p3} is the parasitic capacitance at the input node of the third stage. G_{mD} is the conductance of the damping resistor and C_B is the blocking capacitance that ensures that the damping resistance does not reduce the gain of the amplifier at low frequencies (within signal bandwidth).

In case of NMC, the transfer function of the biquad section is given by

$$\begin{aligned} \frac{V_O}{V_X} &= \frac{\frac{G_{m2}G_{m3}}{C_{c2}C_L}}{s^2 + s\frac{G_{m3}}{C_L} + \frac{G_{m2}G_{m3}}{C_{c2}C_L}} \\ &= \frac{\omega_{23}^2}{s^2 + s\frac{\omega_{23}}{Q_{BQ}} + \omega_{23}^2}. \end{aligned} \quad (2)$$

The square root of the product of the poles $\sqrt{(G_{m3}/C_L) * (G_{m2}/C_{c2})}$ is defined as the pole magnitude (ω_{23}) and the sum of the poles (G_{m3}/C_L) is defined as the “loss bandwidth” (ω_{23}/Q_{BQ}) of the biquad, where Q_{BQ} refers to the quality factor of the biquad poles.

The closed loop poles of a typical amplifier with on-chip load are designed to fall in the Butterworth constellation [15]. It can be shown that the conditions to achieve third order Butterworth pole constellation for the three-stage amplifier in inverting unity gain configuration are $\omega_{23} = \sqrt{2}\omega_{CL}$, $Q_{BQ} = 1/\sqrt{2}$ and $G_{m1}/C_{c1} = \omega_{CL}$, where ω_{CL} is the closed loop pole magnitude [2]. This translates to the following conditions on the bandwidth of the gain stages:

$$\frac{1}{2} \frac{G_{m3}}{C_L} = \frac{G_{m2}}{C_{c2}} = \frac{G_{m1}}{C_{c1}} = \omega_{CL}. \quad (3)$$

Note that for a given ω_{CL} and C_L , the output stage transconductance G_{m3} is fixed. This limitation is due to the fact that the loss bandwidth of the biquad is solely determined by G_{m3}/C_L , as indicated by (2).

In case of DFCFC biquad, the transfer function contains an additional pole-zero pair due to the damping network. The root locus of the overall amplifier is largely independent of this pole-zero pair and hence its effect can be ignored in this analysis. The transfer function of the DFCFC biquad at frequencies well above $G_{mD}/(2\pi C_B)$ is thus approximated by

$$\frac{V_O}{V_X} \approx \frac{\frac{G_{m2}G_{m3}}{C_{p3}C_L}}{s^2 + s\frac{G_{mD}}{C_{p3}} + \frac{G_{m2}G_{m3}}{C_{p3}C_L}}. \quad (4)$$

ω_{23} and ω_{23}/Q_{BQ} are given by $\sqrt{(G_{m3}/C_L) * (G_{m2}/C_{p3})}$ and G_{mD}/C_{p3} , respectively. The conditions for the Butterworth pole constellation can be verified to be

$$\frac{1}{2} \frac{G_{mD}}{C_{p3}} = \frac{G_{m1}}{C_{c1}} = \omega_{CL} \quad (5)$$

$$\text{and} \quad \frac{G_{m2}}{C_{p3}} \frac{G_{m3}}{C_L} = 2\omega_{CL}^2 \quad (6)$$

An important change enabled by the damping network is that the loss bandwidth is determined by the independent parameter G_{mD}/C_{p3} . This allows the design to trade G_{m2}/C_{p3} for G_{m3}/C_L for a given product shown in (6). Since C_{p3} is the parasitic capacitance of the transistors, it can be several orders of magnitude smaller than the largest supported C_L . Hence, for a given numerical value of the ratio, G_{m2}/C_{p3} can be realized with substantially lesser power than G_{m3}/C_L . This helps to keep the power dissipation low and allows the quiescent power to be dictated by the distortion performance rather than the frequency compensation.

B. Effects of Load Capacitance Variation

Assuming that the three-stage amplifier is designed for Butterworth pole constellation for $C_L = 20$ nF and using (2) and (4), it can be seen that the magnitude of the complex poles of the biquad increases as C_L is dropped from 20 nF. In case of NMC, the quality factor of the complex poles of the biquad is given by

$$Q_{BQ-NMC} = \sqrt{\frac{G_{m2}}{C_{c2}} \frac{C_L}{G_{m3}}}. \quad (7)$$

Since the quality factor is proportional to $\sqrt{C_L}$, it decreases as the load capacitance is reduced, eventually resulting in real poles for the biquad. The pole locus of the overall closed loop third order system is shown in Fig. 4. The poles move such that one real pole goes to high frequency while the other two poles are complex with magnitude and Q constrained to a narrow range. In case of DFCFC, the quality factor of the complex poles of the biquad is given by

$$Q_{BQ-DFCFC} = \frac{1}{G_{mD}} \sqrt{\frac{C_{p3}G_{m2}G_{m3}}{C_L}}. \quad (8)$$




Fig. 4. Pole locus of NMC and DFCFC as the load capacitance is varied from C_L to $C_L/100$.

Since the quality factor is proportional to $1/\sqrt{C_L}$, it increases as the load capacitance is dropped. Dropping C_L from 20 nF to 200 pF, for instance, would increase $Q_{BQ-DFCFC}$ by 10 times (from 0.7 to 7). Note that the Q of the closed loop complex poles of the DFCFC in Fig. 4 eventually tracks Q_{BQ} , which follows a constant bandwidth (const. BW) path as indicated by (4). Thus, the large Q_{BQ} resulting from the small load capacitance leads to an under-damped third order system with large Q complex poles. Also note that this effect exists regardless of the assumption of Butterworth pole constellation for $C_L = 20$ nF.

The Butterworth pole constellation yields a phase margin of about 60.5° for the open loop amplifier, which is not really needed for the headphone driver and can be traded for power reduction. Since lower phase margin allows smaller product $(G_{m2}/C_{c2}) * (G_{m3}/C_L)$, the power consumption in the second and third stage of the amplifier can be reduced. Further reduction in power can be achieved by introducing a RC network in series with C_{c1} [see Fig. 5(a)]. The resistor R_c provides a LHP zero and capacitor C_2 helps retain the gain margin for small C_L . The model for the three-stage amplifier now changes to the one shown in Fig. 5(b). The unity feedback around second and third stage is modified to a feedback with a factor β as shown in Fig. 5(c) (see Appendix B for the derivation). The exact pole locus as a function of load capacitance for a 45° phase margin design with the RC network is presented in Section III.

III. PROPOSED LOAD-CAPACITANCE-AWARE COMPENSATION SCHEME

In the previous section, it was shown that the DFCFC scheme could result in unstable system if the capacitive load is reduced. From (4) and (8), it was predicted that Q_{BQ} becomes large when the load capacitance is dropped to small values. In other words, the damping factor $\zeta (= 1/2Q_{BQ})$ of the complex poles of the DFCFC biquad is proportional to $\sqrt{C_L}$, which makes the system under-damped for small load capacitance. Since the Q of




Fig. 5. (a) Three-stage amplifier with LHP zero resistor. (b) High-frequency equivalent circuit. (c) Feedback factor used in biquad transfer function.

the closed loop complex poles of the third order system closely follows Q_{BQ} , it is desirable to have a compensation scheme that has a Q_{BQ} independent of C_L . This provides a close approximation to the constant Q (const. Q) path shown in Fig. 4. Hence the aim of the new compensation scheme is to achieve constant Q_{BQ} (and hence constant ζ) and be more power efficient than NMC.

As explained in Section II-A, a separate damping network at the output of the second stage improves the power efficiency over NMC for large C_L . A damping network emulates a series RC network, where the damping resistor R_D provides the necessary loss and the blocking capacitance C_B prevents the R_D from reducing the low-frequency gain. The role of R_D is to provide the necessary loss in the biquad so that the Q of the complex poles can be fixed to a desired value. From (8), it can be seen that Q_{BQ} can be made independent of C_L if the resistor $1/G_{mD}$ in Fig. 3(b) is replaced with a resistor R_D that is proportional to $\sqrt{C_L}$.

Due to the obvious difficulties in realizing the square root dependence using linear circuits, a piece-wise approach is taken in the proposed scheme. Fig. 6 shows the architecture of the proposed amplifier. The damping circuit formed by G_{mD} , R_B and C_D emulates a damping resistance of $R1 \approx 1/G_{mD}$ and an equivalent blocking capacitance of $C_{eq1} \approx G_{mD} * R_B * C_D$. Furthermore, C_{D2} provides the necessary small damping resistance in case of small C_L , namely, $R2 \approx C_L / (G_{m3} * C_{D2})$. It also provides a series blocking capacitance $C_{eq2} \approx C_{D2} * g_{o3} / G_{m3}$, where g_{o3} is the output conductance of third stage. At high frequencies, the impedance is dominated by the damping resistors, which governs the Q of the complex poles.




Fig. 6. Architecture of the proposed compensation scheme.





Fig. 7. Piecewise approximation for proportional-to-square-root resistor.

The quality factor of the complex poles of the biquad in this new scheme is approximated by

$$Q_{BQ-PROPOSED} \approx \frac{\sqrt{(C_{D2} + C_{p3}) C_L Gm2 Gm3}}{GmD C_L + Gm3 C_{D2}}. \quad (9)$$

The main concept in the proposed scheme can be better understood with the aid of Fig. 7. It illustrates that the parallel combination of $R1$ (constant resistance) and $R2$ (proportional-to- C_L resistance) provides a reasonable approximation of the desired proportional-to- $\sqrt{C_L}$ resistor. For large value of the C_L , GmD provides the necessary damping and for small values of C_L , the equivalent resistor seen through C_{D2} provides adequate damping. For intermediate values of C_L , both the damping resistances ($R1$ and $R2$) contribute to the loss. Due to the approximation, the small and large C_L region would be somewhat over-damped and the intermediate region is somewhat under-damped. It is worth noting that C_{D2} is much smaller than the second Miller capacitor used by NMC. This is the case since C_{D2} is meant to provide damping for small C_L conditions in the proposed scheme whereas the second Miller capacitance in the NMC scheme needs to provide damping even for the largest C_L .

The pole locus as a function of load capacitance is shown in Fig. 8 for the case of 45° phase margin design. As the load capacitance is dropped, the poles of the DFCFC amplifier are pushed to the RHP plane, yielding unstable systems. The proposed architecture provides necessary damping across a wide

Fig. 8. Pole locus for 45° phase margin cases as the load capacitance is varied from C_L to $C_L/100$.

range of C_L and roughly retains a constant Q factor. Due to the piece-wise approximation of the proportional-to-square-root resistor, the proposed structure shows a small acceptable deviation from the constant Q_{BQ} case. Fig. 9 shows a family of Bode plots from simulations with various values of C_L ranging from C_L to $C_L/10000$ for the proposed scheme. Note that the proposed scheme exhibits gracious frequency response for a wide range of load capacitance. Process Monte Carlo stability simulations were performed on the transistor level implementation and the phase and gain margin histograms are shown in Fig. 10 for load capacitances of 20 nF and 200 pF. The histograms show that the compensation scheme is robust to process variations.

IV. IMPLEMENTATION OF THE PROPOSED 16Ω DRIVER

The transistor level implementation of the 16Ω driver using the proposed architecture is shown in Fig. 11. The design considerations of each of the stages are given below.

A. First Stage ($Gm1$)

$Gm1$, the input stage, is realized using the folded cascode transconductor formed by M9–M14. The input transistors M13 are carefully sized and matched to minimize the offset voltage and $1/f$ noise. The highest $1/f$ noise contribution of a PMOS-input folded cascode amplifier comes from the NMOS current source transistors (M9). Resistors R_f are used to minimize the $1/f$ noise contribution of M9. The bias voltages V_{B1} , V_{B2} , and V_{B3} are generated using standard low-voltage cascode bias generators while V_{B6} is generated by a simple diode connected transistor. The bias currents of M13 and M12 are made equal to ensure equal slew rate for positive and negative transitions.

B. Second Stage ($Gm2$)

Transistors M7, M7', and M8 realize the amplifier's second stage $Gm2$. This is implemented as "positive Gm stage" in order to ensure negative feedback around second and third stage. The transconductance of M8 is augmented by a current mirror gain




Fig. 9. Simulated Bode plots of proposed scheme as load capacitance is varied from C_L to $C_L/1e4$.

of 2 in M7, M7'. The output current of the second stage is pumped into the floating current mirror formed by M3 and M4. These floating current mirrors, described in [16], provide the necessary biasing for the class-AB output stage.

C. Proposed Damping Stage (G_{mD})

Due to large swings associated with the class-AB output stage, the damping network is split such that M5 and M6 realize G_{mD} for the NMOS and the PMOS path respectively. M6 also serves as a bias current source for G_{m2} . The gate of M5/M6 is biased using the resistor R_B and the drain node is connected directly to the G_{m2} output. This enables the circuit to work under large swing conditions without pushing M5/M6 into triode region. The damping circuit used in [10] is meant for an amplifier with predominantly capacitive load and it relies on the assumption that the voltage swings at node V_{O2} (in Fig. 6) is small. This assumption is not valid for low-resistance drivers with class-AB output where the input swing of the output stage (G_{m3}) is intentionally kept large for power efficiency reasons. Hence, a damping network that works under large swing conditions is desirable. The proposed circuit, shown in Fig. 12, serves this purpose. The impedance of the proposed damping circuit is given by

$$Z_{in} = \frac{sC_D + G_B}{sC_D(G_{mD} + G_B)} \parallel \frac{1}{g_{oD}} \approx \frac{G_B}{sC_D(G_{mD} + G_B)} + \frac{1}{G_{mD}} \quad (10)$$

where G_{mD} is the transconductance of the OTA, $g_{oD} (\ll G_{mD})$ is the output conductance of the OTA and $G_B (\ll G_{mD})$ is the conductance of the resistor R_B used to bias the OTA. Z_{in} can be approximated as a capacitor of value $C_D G_{mD}/G_B$ at frequencies well below G_B/C_D and as a resistor of value

$1/G_{mD}$ at frequencies much higher than that. Thus, the proposed circuit provides a damping network with a resistance of $1/G_{mD}$ in series with an equivalent capacitance of $C_D R_B G_{mD}$.

D. Output Stage (G_{m3})

Fig. 13 shows the schematic of the output stage. In order to avoid a large DC blocking capacitor at the output, dual supply is used. The class-AB output stage and the level shifters (LS) are operated from a ± 1 V supply while the rest of the amplifier uses ± 0.6 V supply.

In order to prevent oxide breakdown in the gate-drain overlap region, cascoding is employed. When the output swings close to V_{DD} (V_{SS}), the output voltage is effectively shared between the VDS of the main transistor M1 (M2) and cascode transistor M1c (M2c). The cascode transistors (M1c, M2c) are biased such that the VDS of the output transistors are maintained to be < 1.2 V under all swing conditions. The NMOS output devices are in triple well, which allows their sources and bodies to be 0.4 V below the substrate voltage. The level shifters are implemented using source followers. The NMOS level shifter also makes use of triple well transistors to handle voltage levels below the substrate potential.

E. Class-AB Bias Generation Circuit

The NMOS part of the class-AB bias generation circuit is illustrated in Fig. 14. The straightforward approach to generate the bias voltage V_{B5} is to pump current into three diode connected copy-transistors with sizes proportional to transistors M1, M1s, and M3 connected in series (similar to the biasing scheme in [16]). This, however, results in extremely large mirroring error. The main source of the error arises due to mismatch in the drain voltages of the main transistors M1, M1sb, and M3 and their corresponding copy-transistors in the




Fig. 10. Process Monte Carlo histograms for phase and gain margins.




Fig. 11. Transistor level schematic of the proposed $16\ \Omega$ driver.

bias circuit. This mismatch results in different channel length modulation and drain induced barrier lowering experienced by these transistors (especially for M1 since it uses minimum length).

The proposed bias generation circuit takes into account the drain voltage of the output transistors M1 and M2 as well as the mirror transistors M3 and M4 (in Fig. 11). This is achieved

by diode connecting the copy transistor M1b and M3b via level shifters formed by M1sb, Ib2 and M3b', Ib3, respectively. In case of M3b, the size of M3b' and Ib3 is designed so that the drain voltage of M3b matches that of M3. For M1b, the drain voltage is set by the sum of V_{gs} of M1b and that of M1sb, which was close to the drain voltage of M1 in this design. With this technique, the mirroring error is substantially reduced.




Fig. 12. Proposed damping network.




Fig. 13. Schematic of the output stage of the driver.




Fig. 14. NMOS part of class-AB bias generation circuit.

V. EXPERIMENTAL RESULTS

The driver prototype was fabricated in UMC 130 nm CMOS technology and packaged in a SOIC20 package. The die photograph with markings of essential circuit components is shown in Fig. 15. The output stage is placed as close to the bond-pad as possible. The power supply and the ground lines of the output stage are double bonded to minimize parasitic resistance. The total layout area occupied by the driver is 0.1 mm² (350 μ m \times 290 μ m).

The pulse responses of the driver measured for various load capacitors are shown in Fig. 16. Absence of ringing in all cases




Fig. 15. Micrograph of the test chip.




Fig. 16. Pulse response as load capacitance is varied from 8 pF to 22 nF.

confirms the automatic damping control across a wide range of load capacitors. The minimum capacitance in the test setup is limited to 8 pF by the probe capacitance. However, simulations confirm that there is no peaking/ringing behavior even in the case of 1 pF load. The slew rate is limited by the second stage to 0.4 V/ μ S, which is more than what is required by a full-scale 20 kHz signal. When fast changing input is applied, the second stage output momentarily charges in the opposite direction before returning to slewing state. This effect produces some cross over distortion for fast changing input and is more prominent for smaller load capacitance. This, however, is not an issue for signals in audio frequency range.

Fig. 17 shows the measured FFT of 1.4 Vpp, 1 kHz sine-wave output and the noise floor with zero input condition under 1 nF capacitor load in both cases. A maximum THD of -84.8 dB and a maximum unweighted SNR of 92 dB in 20 Hz-20 kHz bandwidth was measured with 1.6 Vpp 1 kHz tone. Since the headphone outputs are always single-ended, dominant second harmonic distortion is inevitable. Higher harmonics are observed due to small cross-over distortion in the class-AB stage that is unsuppressed by the loop gain.

Fig. 18 shows the THD+N as a function of output signal amplitude for a 1 kHz tone and as a function of frequency for 1.4 Vpp amplitude under 1 nF capacitor load in both cases.

TABLE I
COMPARISON OF MEASUREMENT RESULTS WITH STATE-OF-THE-ART

Parameter	[17]	[4]	[6]	This work
Technology	-	0.35 μ m CMOS	65nm CMOS (1.2V devices)	130nm CMOS (1.2V devices)
Capacitance load	0-300pF	0-300pF	0-12nF	1pF-22nF
Supply	3.0V	0.8V	2.5V	1.2V/2.0V
Output voltage	2.50Vpp	0.45Vpp	1.85Vpp	1.60Vpp
THD+N @ max. output	-90dB	-69dB	-68dB	-84dB
Total compensation capacitance	-	-	35pF	14pF
Quiescent power	12.0mW	2.5mW	12.5mW	1.2mW
FOM	8.1	1.3	4.3	33.3




Fig. 17. Spectrum of 1 kHz tone and noise.




Fig. 18. THD+N across output amplitudes and load capacitances.

For small output amplitude cases, THD+N are limited by the noise and hence the decreasing trend. As expected, the THD+N measurements did not show any appreciable change with load capacitance variation. The output stage and the bias generation loop consume a quiescent current of 400 μ A from ± 1 V supply while the rest of the amplifier consumes 330 μ A from ± 0.65 V supply, which is intended to be the same supply as the core analog supply.

Some recent headphone driver designs are compared with the presented work in Table I. The quiescent power of the proposed driver is about 1/10th of that reported in [6] and [17]. A figure of merit (FOM) defined as a ratio of the peak power delivered to load to the quiescent power is included in the table. The total compensation capacitors used is less than half of that in [6], which translates to reduced area.

VI. CONCLUSION

A 16 Ω headphone driver design that can handle 1 pF–22 nF of load capacitance was demonstrated. A simple and intuitive method to analyze three-stage amplifiers was described and a load capacitance aware compensation scheme was introduced. Experimental result shows that the proposed driver has significant power efficiency improvement over the state-of-the-art. Since the design uses only the 1.2 V core devices, it may be easily ported to a smaller feature size technology.

APPENDIX A

The power efficiency (P_{EFF}) of the class-AB stage is defined as the ratio of the average power delivered to the load (P_L) to the average power dissipated from the supplies (P_{AVG}). With the simplifying assumption of rail-to-rail output voltage swing, the P_{AVG} is given by

$$P_{AVG} = \frac{V_P^2}{CF * R} + 2V_P I_Q \quad (A.1)$$

where V_P is the peak output voltage, I_Q is the quiescent current, R is the load resistance and CF is the crest factor of the waveform. The first term of P_{AVG} represents the signal dependant power dissipation, which is a product of supply voltage (positive and negative) of the class-AB stage (V_P) and the average load current ($V_P/(CF * R)$). The second term represents the power due to the quiescent current used to bias the class-AB stage.

Since V_P/CF is the RMS output voltage, P_L is given by

$$P_L = \frac{V_P^2}{CF^2 * R}. \quad (A.2)$$

If the peak current delivered to the load is represented by $I_P = V_P/R$, P_{EFF} can be expressed as

$$P_{EFF} = \frac{1}{CF(1 + 2CF(I_Q/I_P))}. \quad (A.3)$$

APPENDIX B

Formal Verification of the Proposed Equivalent Circuit: Consider the general representation of a feedback gain stage driven by a current source as shown in Fig. 19(a). Using node analysis, the following expressions can be written:

$$V_{O1}(Y_I + Y_{FB}) - Y_{FB}V_O = I_I \quad (B.1)$$




Fig. 19. Verification of the proposed equivalent circuit.

$$Y_{FB}V_O - Y_{FB}V_{O1} = I_{FB} \quad (B.2)$$

$$V_O = -AV_{O1}. \quad (B.3)$$

Solving (B.1) to (B.3) leads to (B.4) and (B.5)

$$V_{O1} = \frac{I_I}{1 + A\beta} \frac{1}{Y_{FB} + Y_I} \quad (B.4)$$

where β is defined as $Y_{FB}/(Y_{FB} + Y_I)$

$$I_{FB} = \left(1 + \frac{1}{A}\right) Y_{FB}V_O. \quad (B.5)$$

Based on (B.4) and (B.5), Fig. 19(a) can be redrawn as shown in Fig. 19(b). This circuit can be modified to a node scaled version in Fig. 19(c) by reducing the gain term A to $A/(1 + A\beta)$ and increasing the voltage at V_{O1} to $V_X = (1 + A\beta) * V_{O1}$. The second step is achieved by simply replacing the admittance $(Y_I + Y_{FB}) * (1 + A\beta)$ with $Y_I + Y_{FB}$.

There are two admittance components at the output node V_O in Fig. 19(b). The Y_{FB}/A component is manifestation of the feedforward current produced by the voltage at V_{O1} on Y_{FB} . Due to the assumption of insignificant feedforward current in the concerned frequency range, this component can be dropped. The remaining Y_{FB} component of the admittance can be merged with the load or simply ignored if it is substantially smaller than the load admittance. Also, note that $Y_I \ll Y_{FB}$ leads to the unity feedback case ($\beta = 1$). Hence the equivalent circuits presented in Figs. 2 and 5 are formally verified.

ACKNOWLEDGMENT

The authors thank Madhu Parameswaran of Texas Instruments for driver specs and UMC for chip fabrication.

REFERENCES

- [1] J. T. Hwang and H. S. Lee, "1 W 0.8 μm BiCMOS adaptive Q-current controlled class-AB power amplifier for portable sound equipments," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2002, pp. 382–383.
- [2] V. Dhanasekaran, "Baseband analog circuits in deep-submicron CMOS technologies targeted for mobile multimedia," Ph.D. dissertation, Texas A&M University, College Station, TX, Aug. 2008.
- [3] R. Becker and W. H. Groeneweg, "An audio amplifier providing Up to 1 Watt in standard digital 90-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 7, pp. 1648–1653, Jul. 2006.
- [4] Q. Meng, "A 0.8 V, 88 dB dual-channel audio $\Delta\Sigma$ DAC with headphone driver," in *VLSI Circuits Symp. Dig.*, Jun. 2006, pp. 53–54.
- [5] K. J. de Langen and J. H. Huijsing, "Compact low-voltage power-efficient operational amplifier cells for VLSI," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1482–1496, Oct. 1998.
- [6] P. Bogner, H. Habibovic, and T. Hartig, "A high signal swing class AB earpiece amplifier in 65 nm CMOS technology," in *Proc. IEEE ESSCIRC*, Sep. 2006, pp. 372–375.
- [7] V. Dhanasekaran, J. Silva-Martinez, and E. Sánchez-Sinencio, "A 1.2 mW 1.6 Vpp-swing class-AB 16 Ω headphone driver capable of handling load capacitance up to 22 nF," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2008, pp. 434–435.
- [8] R. Reay and G. Kovacs, "An unconditionally stable two-stage CMOS amplifier," *IEEE J. Solid-State Circuits*, vol. 30, no. 5, pp. 591–594, May 1995.
- [9] F. Moraveji, "A tiny, high-speed, wide-B and, voltage-feedback amplifier stable with all capacitive load," *IEEE J. Solid-State Circuits*, vol. 31, no. 10, pp. 1511–1516, Oct. 1996.
- [10] K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, "Three-stage large capacitive load amplifier with damping-factor-control frequency compensation," *IEEE J. Solid-State Circuits*, vol. 35, no. 2, pp. 221–230, Feb. 2000.
- [11] H. Lee and P. K. T. Mok, "Active-feedback frequency-compensation technique for low-power multistage amplifiers," *IEEE J. Solid-State Circuits*, vol. 38, no. 3, pp. 511–520, Mar. 2003.
- [12] H. Lee, K. N. Leung, and P. K. T. Mok, "A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation," *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1739–1744, Oct. 2003.
- [13] X. Peng and W. Sansen, "AC boosting compensation scheme for low-power multistage amplifiers," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 2074–2079, Nov. 2004.
- [14] X. Peng and W. Sansen, "Transconductance with capacitances feedback compensation for multistage amplifiers," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1514–1520, Jul. 2005.
- [15] R. G. H. Eschauzier and J. H. Huijsing, *Frequency Compensation Techniques for Low-Power Operational Amplifiers*. Boston, MA: Kluwer Academic, 1995, pp. 105–117.
- [16] D. M. Monticelli, "A quad CMOS single-supply opamp with rail-to-rail output swing," *IEEE J. Solid-State Circuits*, vol. SSC-21, pp. 1026–1034, Dec. 1986.
- [17] "80 mW, Direct Drive Stereo Headphone Driver with Shutdown, Rev. 2," Maxim, Oct. 2002 [Online]. Available: <http://datasheets.maxim-ic.com/en/ds/MAX4410.pdf>, accessed on Jun. 28, 2008.



Vijay Dhanasekaran (M'00) received B.E. degree in electronics and communication engineering from P.S.G. College of Technology, Coimbatore, India, in 1999 and the Ph.D. degree in electrical engineering from Texas A&M University, College Station, TX, in 2008.

He is currently working as a Senior Engineer at Qualcomm, San Diego, CA. He was with Broadband Silicon Technology Center, Texas Instruments, Bangalore, India between 2000 and 2003. His current research interest is in low-power audio drivers and time-to-digital-based ADCs for nanoscale CMOS technologies.

Dr. Dhanasekaran holds four U.S. patents and authored or co-authored several referred journal papers.



Jose Silva-Martinez (SM'98) was born in Tecamachalco, Puebla, México. He received the M.Sc. degree from the Instituto Nacional de Astrofísica Óptica y Electrónica (INAOE), Puebla, México, in 1981, and the Ph.D. degree from the Katholieke Universiteit Leuven, Leuven, Belgium, in 1992.

From 1981 to 1983, he was with the Electrical Engineering Department, INAOE, where he was involved with switched-capacitor circuit design. In 1983, he joined the Department of Electrical Engineering, Universidad Autónoma de Puebla, where

he remained until 1993; He pioneered the graduate program on Opto-Electronics in 1992. In 1993, he rejoined the Electronics Department, INAOE, and from 1995 to 1998, was the Head of the Electronics Department. He was a co-founder of the Ph.D. program on Electronics in 1993. He is currently with the Department of Electrical and Computer Engineering (Analog and Mixed Signal Center), Texas A&M University, College Station, TX, where he is an Associate Professor. His current field of research is in the design and fabrication of integrated circuits for communication and biomedical application.

Dr. Silva-Martínez has served as IEEE Circuits and Systems Society Vice President Region 9 (1997–1998), and as an Associate Editor for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS (TCAS), PART II from 1997 to 1998 and 2002 to 2003, and Associate Editor of IEEE TCAS PART I from 2004 to 2005 and 2007 to the present, and as a member of the editorial boards of five other journals. He was the inaugural holder of the TI Professorship-I in Analog Engineering, Texas A&M University (2002–2008). Among other recognitions, he is the recipient of the 2005 Outstanding Professor Award by the ECE Department, Texas A&M University, co-author of the paper that received the 2003 Best Student Paper Award in RF-IC and co-recipient of the 1990 European Solid-State Circuits Conference Best Paper Award. His website is <http://amesp02.tamu.edu/~jsilva>.



Edgar Sánchez-Sinencio (F'92) was born in Mexico City, Mexico. He received the degree in communications and electronic engineering (Professional degree) from the National Polytechnic Institute of Mexico, Mexico City, the M.S.E.E. degree from Stanford University, Stanford, CA, and the Ph.D. degree from the University of Illinois at Urbana-Champaign, in 1966, 1970, and 1973, respectively.

He is currently the TI J. Kilby Chair Professor and Director of the Analog and Mixed-Signal Center at Texas A&M University, College Station, TX. His present research interests are in the area of power management, RF communication and biomedical circuits and analog and mixed-mode circuit design.

Dr. Sánchez-Sinencio is the former Editor-in-Chief of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, PART II. In November 1995, he was awarded an Honoris Causa Doctorate by the National Institute for Astrophysics, Optics and Electronics, Mexico. This degree was the first honorary degree awarded for microelectronic circuit design contributions. He is co-recipient of the 1995 Guillemín-Cauer Award for his work on cellular networks. He was also the co-recipient of the 1997 Darlington Award for his work on high-frequency filters. He received the IEEE Circuits and Systems Society (CASS) Golden Jubilee Medal in 1999. He recently received the IEEE CASS 2008 Technical Achievement Award. He was the IEEE CASS Representative to the Solid-State Circuits Society from 2000 to 2002. He was a member of the IEEE Solid-State Circuits Society Fellow Award Committee from 2002 to 2004. He is a former IEEE CASS Vice President–Publications. His website is <http://amesp02.tamu.edu/~sanchez>.