



# Low Voltage Analog Circuit Design Techniques:

## A Tutorial

IEEE Dallas CAS Workshop 2000

March 27, 2000

Edgar Sánchez-Sinencio

<http://amsc.tamu.edu/>

Texas A&M University

Analog and Mixed-Signal Center



# Low Voltage Analog Circuit Design Techniques: Roadmap



Low voltage (LV) power supply circuit design techniques are addressed in this tutorial. In particular:

- (i) Introduction;
- (ii) Transistor models capable to provide performance and power consumption tradeoffs;
- (iii) Low voltage implementation techniques, such as floating gates and bulk driven;
- (iv) Basic building blocks not involving cascode structures, and
- (v) LV circuit implementations examples.

# Motivation

The need for analog circuits in modern mixed-signal VLSI chips for multimedia, perception, control, instrumentation medical electronics and telecommunication is very high.

- What are the challenges in designing low voltage circuits ?
  - To operate with power supplies smaller than 3.3 volts
  - To design circuits with the same performance or better than circuits designed for larger power supplies
  - To perform with technologies smaller than 0.5 micron
  - To come with new design alternatives,

( continues )

- Why are we concerned in designing low voltage circuits ?
  - Designers can not use conventional cascode structures, and other conventional design methodologies.
  - Circuits should have the same performance or better than circuits designed for larger power supplies
  - Circuit performance with technologies smaller than 0.5um must be better than circuits for larger technologies.
  - Third-generation communication applications require circuits ( and systems) with improved dynamic range over a much wider bandwidth.
  - New building blocks and system must be designed to satisfy the needs of portable, lighter and faster equipment

# Issues about low power supply voltage

Scaling down size technology and supply voltage does not scale linearly the “ $V_{TH}$  hat”



Mister 5 volts IC



Mister 0.8 volts IC

# Challenges of Low Voltage

## Analog Circuit Design


- Threshold and  $V_{DSAT}$  do not scale down linearly with power supply nor with smaller size technologies.
- 
- 

- Let us consider an illustrative example of a cascode and a simple inverting amplifiers, assume transistors MC and MS carry the same current  $I_L$ ,  $V_T = 0.75V$  and  $V_{DS(SAT)} = 0.2V$


- Keeping the same output voltage swing for both circuits involve the tradeoffs shown in the plot of transistor sizes and GBW vs. Power Supply Voltage

---


---



(a)



(b)



(c)

# Transistor Regions of Operation

- How to determine how much bias current is needed for certain application ?
- When a designer operates transistors in saturation, what does it mean  $V_{DS} > V_{DS(SAT)}$  ?
- Can a circuit have their transistors operating in the transition region ? What transistor model equation can be employed ?



# One Equation-All Regions Transistor Model

- Features of ACM model:
  - physics-based model,
  - universal and continuous expression for any inversion,
  - independent of technology, temperature, geometry and gate voltage,
  - same model for analysis, characterization and design.
- Main design equations: (design parameters:  $I$ ,  $g_m$ ,  $i_f$ )

$$\frac{I}{\phi_t g_m n} = \frac{1 + \sqrt{1 + i_f}}{2}$$

$$f_T = \frac{\mu \phi_t}{2\pi L^2} 2(\sqrt{1 + i_f} - 1)$$

$$\frac{W}{L} = \frac{g_m}{\mu C_{ox} \phi_t} \frac{1}{\sqrt{1 + i_f} - 1}$$

$$\frac{V_{DSAT}}{\phi_t} \cong (\sqrt{1 + i_f} - 1) + 4$$

$$\frac{W}{L} = \frac{g_m}{2\mu C_{ox} \phi_t \left( \frac{I}{\phi_t g_m n} - 1 \right)}$$

$I$  — drain current in transistor

$g_m$  — transconductance in saturation

$n$  — slope factor


$\phi_t$  — thermal voltage

$i_f$  — inversion level of the transistor defined as

$i_f = I/I_s$ , where  $I_s = \mu n C_{ox} \frac{\phi_t^2 W}{2 L}$   
is the normalization current.

$i_f \ll 1$  — weak inversion,

$i_f \gg 1$  — strong inversion.



## Normalized Current

$$i_f = \frac{I_D}{I_S}$$

$$I_S = \mu n C'_{ox} \frac{\phi_t^2 W}{2 L}$$


$I_D$ : saturation current

$I_S$ : normalization current

$n$ : slope factor

## Transconductance-to-Current Ratio


$$\frac{\phi_t n g_m}{I_D} = \frac{2}{1 + \sqrt{1 + i_d}}$$



## The intrinsic cutoff frequency

$$f_T \cong f_o 2(\sqrt{1+i_f} - 1)$$


$$f_o = \frac{\mu\phi_t}{2\pi L^2}$$



← WI MI SI →

## Drain-to-source saturation voltage

$$\frac{V_{DSsat}}{\phi_t} \cong (\sqrt{1+i_f} - 1) + 4$$




← WI MI SI →

## Correlation Between Area and Frequency Response

$$WL \cong 2 \frac{CL}{C'_{ox}} \frac{GBW}{f_T}$$

## Correlation Between Junction Capacitance (CJ) and Frequency Response

Parasitic capacitance  $\propto GBW/f_T$



$$\frac{CJ}{CL} \cong 2 \frac{CJ' L_{DIF}}{C'_{ox} L} \frac{GBW}{f_T}$$

	<b>BIPOLAR</b>	<b>MOS</b>
<b>DC Circuit</b>		
<b>Transconductance -to-current-ratio (<math>g_m/I_D</math>)</b>	$\frac{g_m}{I_C} = \frac{1}{\phi_t}$	$\frac{g_m}{I_D} = \frac{1}{\phi_t} \left( \frac{2}{n(1 + \sqrt{1 + i_d})} \right)$
<b>DC Gain (<math>A_{vo}</math>)</b>	$A_{vo} = - \frac{VA}{\phi_t}$	$A_{vo} = - \frac{VA}{\phi_t} \left( \frac{2}{n(1 + \sqrt{1 + i_d})} \right)$
<b>Gain-Bandwidth Product (GBW)</b>	$GBW = \frac{1}{2\pi CL} \frac{I_C}{\phi_t}$	$GBW = \frac{1}{2\pi CL} \frac{I_D}{\phi_t} \left( \frac{2}{n(1 + \sqrt{1 + i_d})} \right)$
<b>Intrinsic Cutoff Frequency (<math>f_T</math>)</b>	$f_T \cong \frac{1}{2\pi\tau}$	$f_T \cong \frac{1}{2\pi\tau} 2(\sqrt{1 + i_d} - 1)$
<b>Minimum Output Voltage (<math>V_O</math>)</b>	$\frac{V_{CEsat}}{\phi_t} \cong 6 \text{ to } 8$	$\frac{V_{DSsat}}{\phi_t} = (\sqrt{1 + i_d} - 1) + 4$

# Low Voltage Analog Circuit Design Techniques: Roadmap



Low voltage (LV) power supply circuit design techniques are addressed in this tutorial. In particular:

(i) Introduction;

(ii) Transistor models capable to provide performance and power consumption tradeoffs;

(iii) Low voltage implementation techniques, such as floating gates, self-cascode, low voltage current-mirrors and bulk driven;

(iv) Basic building blocks not involving cascode structures, and

(v) LV circuit implementations examples.

# Floating Gate Transistors


The floating gate voltage  $V_F$ , assuming that the initial charge  $Q_F$  in the floating gate is zero, is described by:

$$V_F = w_0 V_0 + w_1 V_1 + w_2 V_2 + \dots + w_n V_n$$


Where

$$w_i = C_i / C_{TOT}$$


$$C_{TOT} = C_0 + C_1 + C_2 + \dots + C_n$$



(a) Layout




(b) Schematic Symbol



(c) Equivalent Circuit



# Floating Gate MOS Transistors



Assuming  $C_g \gg C_{gd}, C_{gb}$ , an approximate  $I_{DS}$  can be obtained:

$$I_{DS} = K^0_{eff} [(V_{CGS} - V_{T,eff})V_{DS} - C_T V_{DS}^2 / 2C_g] \quad \text{ohmic}$$

$$I_{DS} = K^s_{eff} (V_{CGS} - V_{T,eff})^2 \quad \text{saturation}$$

Where:  $V_{T,eff} = V_{TCO} - Q_{FG} / C_g$

$$K^0_{eff} = K_p (C_g / C_T) (W/L), \quad K^s_{eff} = K_p (C_g / C_T)^2 (W/L),$$

What is the effect of the FG on the transconductance and the output conductance, in the saturation region ?



$$g_m = (2K^{\text{eff}} I_{D_S})^2 = C_g g^{\text{c}m}/C_T$$


$$g_o = g^{\text{c}o} + C_{gd} g_m/C_g$$

Where  $g^{\text{c}m}$  and  $g^{\text{c}o}$  are the conventional transconductance and the output conductance of the conventional MOS transistor.



Thus, the FGT has a smaller transconductance and a larger output conductance than conventional MOS transistor

# What is a Self-Cascode Composite Transistor?



(a) Self-Cascode Composite NMOS Transistor

(b) Equivalent Simple Transistor

In practical cases, for optimal operation the W/L ratio of  $M_2$  should be larger than that of  $M_1$ , *i.e.*  $m > 1$ .

The 2-transistor structure can be treated as a composite transistor, which has a much larger effective channel length (thus lower output conductance).

The lower transistor  $M_1$  is equivalent to a resistor, but this resistor is input dependent..

The effective transconductance of the composite transistor is approximately equal to the transconductance of  $M_1$ :  $gm_{-eff} = gm_2/m = gm_1$

# Equivalent Transistor Parameter

For the composite transistor work in saturation region, we know  $M_2$  should in saturation and  $M_1$  is in linear region. Thus, we can write equations for these two transistors as:

$$i_1 = \frac{\beta_2}{2}(V_{GS} - V_X - V_T)^2 \quad i_1 = \beta_1 \left( V_{GS} - V_T - \frac{1}{2}V_X \right) V_X$$

Solving  $i_1$  we can obtain:

$$i_2 = \frac{1}{2} \frac{\beta_2 \beta_1}{\beta_2 + \beta_1} (V_{GS} - V_T)^2$$

From (3), we have  $\beta_{eq} = \frac{\beta_2 \beta_1}{\beta_2 + \beta_1}$

$$\text{If } \beta_2 = m \cdot \beta_1 \quad \beta_{eq} = \frac{m}{m+1} \beta_1 = \frac{1}{m+1} \beta_2$$

$$\longrightarrow \beta_{eq} \Big|_{m \rightarrow \infty} = \beta_1$$



# Comments on $V_{DSAT}$

Because transistor  $M_1$  always operates in linear region while the top transistor operates in saturation or linear region. Voltage between the source and drain terminal of  $M_1$  is so small that there is no discernable  $V_{DSAT}$  difference in both the composite and simple transistors. Thus, self-cascode structure can be used in *low voltage applications*.

$$V_{DSAT - eq} = V_{DSAT - M2} + V_{DS - M1} = V_{DSAT - M2} + I_{D2} R_{M1}$$

$$\text{where } R_{M1} = \frac{1}{\mu C_{OX} (V_{GS} - V_T) \frac{W}{L}}$$





The operating voltage of a regular cascode circuit is much higher than that of a single transistor. This characteristic makes regular cascode circuit not suitable for low voltage applications.







# References

1. C. Galup-Montoro, etc., “Series-Parallel Association of FET’s for High Gain and High Frequency Applications”, *IEEE JSSC*, Sept. 1994
2. D. Ceuster, etc., “Improvement of SOI MOS current-mirror performances using serial-parallel association of transistors”, *Electronics Letters*, Feb. 1996
3. P. Furth, H. Om’mani, “A 500-nW Floating-Gate Amplifier with Programmable Gain”, IEEE 1999
4. I. Fujimori, T. Sugimoto, “A 1.5V, 4.1mW Dual-Channel Audio Delta-Sigma D/A Converter”, *IEEE JSSC*, Dec. 1998
5. Personal note from Dr. Ugur Cilingiroglu
6. Yunchu Li, examples and SPICE tables
7. A.I.A. Cunha, M.C. Schneider, and C. Galup-Montoro, “An MOS transistor model for analog circuit design”, *IEEE J. Solid-State Circuits*, vol. 33, No. 10, pp 1510-1519, Oct. 1998

## Potential LV Current-Mirrors

**Goals: To reduce the input impedance and to increase the output impedance, while keeping the voltage operation**










$$R_{os} = \frac{1 + g_{m1}A_o / (g_{o1} + g_{oB})}{g_{o2}(1 + A_o g_{m1} / (g_{o1} + g_{oB}) - A_o g_{m2} / g_{o2})} \quad (1)$$

where  $g_{m1}$  ( $g_{m2}$ ),  $g_{o1}$  ( $g_{o2}$ ) are the transconductance and output conductance of  $M_1$  ( $M_2$ ), respectively.  $A_o$  is the DC gain of the error amplifier “A” and  $g_{oB}$  ( $R_{oB}$ ) is the output conductance (resistance) of the reference current source  $I_B$ . Assuming that  $g_{m1} = g_{m2}$  and  $g_{o1} = g_{o2}$ , equation (1) can be simplified as:

$$R_{os} \approx -R_{oB} \quad (2)$$


Note that the resistance is negative and is equal to the resistance of the reference source  $I_B$ .

$$R_{os} \approx -\frac{g_{m4}}{g_{o3}g_{o4}} \quad (3)$$



(a)



Full implementation of the LV current source.






Measured output current of the simple (curve A) and LV (Curve B) current source.

# Bulk-Driven MOS Transistor Characteristics


- $I_D$  vs.  $V_{BS}$  or  $V_{GS}$  of bulk-driven and conventional gate-driven MOS transistors



# Overhead of Bulk-Driven MOS Transistors



(a)



(b)

$$SR_{V_X} = V_{sup} - V_{dsat,Ib1} - V_{dsat,M1}$$

$$SR_{V_Y} = V_{sup} - V_{dsat,Ib1} - V_{GS,M2}$$

$$= V_{sup} - V_{dsat,Ib1} - V_{dsat,M2} - V_T$$

The bulk-driven amplifier is more suitable for low voltage operation. Please notice that the maximum allowable voltage at  $V_X$  is  $V_{DIODE}$ .

# Advantages of Bulk-Driven MOS Transistors

- The depletion characteristic allows zero, negative, and even small positive values of bias voltage to achieve the desired dc current. This can lead to larger input common mode voltage range and voltage swing that could not otherwise be achieved at low power supply voltages. ( Please refer the following example in this section and bulk-driven differential pair discussed in following sections )
- We can use the conventional gate to modulate the bulk-driven MOS transistor.
- Example

Assume for the low voltage amplifiers, power supply voltage is

$$V_{sup} = V_{dd+}/V_{ss-} < V_{DIODE} + V_{dsat} ,$$

where  $V_{DIODE}$  is the forward Si diode cut-in voltage.

The voltage swing of  $V_x$  ( Figure a, the amplifier with bulk-driven MOS FETs ) has only  $2V_{dsat}$ 's decrease over  $V_{sup}$ . In such a low voltage, the conventional gate-driven amplifier ( Figure b ) fails to operate or may be greatly limited in voltage swing.

# Disadvantages of Bulk-Driven MOS Transistors

- The transconductance of a bulk-driven MOS FET is substantially smaller than a conventional gate-driven MOS transistor. This may result in lower GBW and worse frequency response, but better linearity and smaller power supply requirements.
- For a conventional gate-driven MOSFET, the frequency response capacity is described by its transitional frequency,  $f_T$ ,

$$f_{T, gate-driven} = \frac{g_m}{2\pi C_{gs}}$$

- For the bulk-driven MOSFET,  $f_T$  is given by

$$f_{T, bulk-driven} = \frac{g_{mb}}{2\pi (C_{bs} + C_{bsub})} = \frac{\eta g_m}{2\pi (C_{bs} + C_{bsub})}$$

where  $\eta$  is the ratio of  $g_{mb}$  to  $g_m$  and typically has a value in the range of 0.2 to 0.4.



## Disadvantages of Bulk-Driven MOS Transistors ( *cont'd* )

- For typical saturated strong inversion MOSFET operation, the following approximation stands,


$$f_{T,bulk-driven} \approx \frac{\eta}{3.8} f_{T,gate-driven}$$

- Another disadvantage of bulk-driven MOSFETs is that the polarity of the bulk-driven MOSFETs is process related. For an P well CMOS process, we only have N channel bulk-driven MOSFETs available, and for N well CMOS process, only P channel MOSFETs. This limits its application. We can not use bulk-driven MOS transistors in some circuit structures which requires both N and P MOSFETs.


## Disadvantages of Bulk-Driven MOS Transistors ( *cont'd* )

- MOS transistors can be laid out in the same well, thus their characteristics will match better. Bulk driven transistors are in differential wells, it is inconvenient to design some circuits which require tight matching between transistors. For bulk-driven MOSFETs, it is not easy to utilize some layout techniques such as interdigitized and common centroid layout to make good matching.
- Potentials to turn on the parasitic BJT transistors which may result in latch-up problem
- The equivalent noise of a bulk-driven MOS amplifier is larger than a conventional gate-driven MOS amplifier.

# Example of OTAs using different approaches: Conventional, **Current Divider-Source Degeneration (CD-SD)**, **Floating Gate**, and **Bulk Driven**




**EXPERIMENTAL TEST SETUP**




**DESIGN A - REFERENCE OTA**

# DESIGN A - REFERENCE OTA




Input Ch1 160mVpp @ 1 Hz  
Output Ch2 18mVpp




THD ~ -28dBm ~ 3.9% @ 160mVpp, 1Hz


# DESIGN B - CURRENT DIVISION OTA and Source Degeneration



# DESIGN B - CURRENT DIVISION and SD OTA




Input Ch1 214mVpp @ 1 Hz  
Output Ch2 16mVpp




THD ~ -30dBm ~ 3.2% @214mVpp, 1Hz


# DESIGN C - FLOATING GATE OTA, plus SD and CD



# DESIGN C - FLOATING GATE OTA




Input Ch1 214mVpp @ 1 Hz  
Output Ch2 15.2mVpp




THD ~ -34dBm ~ 2% @214mVpp, 1Hz




# DESIGN D - BULK DRIVEN OTA, PLUS CD AND SD



# DESIGN D - BULK DRIVEN OTA



Input Ch1 214mVpp @ 1 Hz  
Output Ch2 15.2mVpp



THD ~ -39dBm ~ 1.1% @214mVpp, 1Hz


# SIMULATION VS EXPERIMENTAL RESULTS

## 1.2 micron CMOS Technology


<b>PAR \ DES</b>	<b>SIMULATED RESULTS</b>				<b>EXPERIMENTAL RESULTS</b>			
	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>	<b>A</b>	<b>B</b>	<b>C</b>	<b>D</b>
$G_M$ (nA/V)	11.6	11.55	11.51	11.24	10.5	9.3	8.7	8.8
$\Delta\phi$ @ 1Hz ( $^\circ$ )	0.1	0.098	0.047	0.025	<1	<1	<1	<1
Offset (mV)	0.07	0.027	-0.086	0.045	-1.8	-1.9	-1.5	0.647
THD (%)	1@162 mVpp	1@240 mVpp	1@330 mVpp	1@900 mVpp	3.9@160 mVpp	5.6@242 mVpp	3.2@330 mVpp	5.9@900 mVpp
THD (%) @ 214mVpp	-	-	-	-	3.9	3.2	2	1.1
$I_{BIAS}$ (nA)	2	100	200	500	4	120	230	560
$V_{DD} =  V_{SS} $ (V)	1.35	1.35	1.35	1.35	1.35	1.35	1.35	1.35
BIAS (V)	N/A	N/A	-1.35	-1.35	N/A	N/A	-1.35	-1.35

# Rail-to-Rail Op Amps


- There are two basic configurations for Op Amp applications:
  - (a) inverting configuration, and,
  - (b) non-inverting configuration.



(a) Inverting Configuration



(b) Non-Inverting Configuration



(c) Voltage Follower  
( a special case of non-inverting configuration )

# Why Rail-to-Rail Differential Input Stage?


- The input and output swings of inverting and non-inverting configurations

Configuration	Input common mode voltage swing	Output voltage swing
Inverting	$\approx 0$	Rail-to-rail
Non-inverting	$R1/(R1+R2) * V_{sup}$	Rail-to-rail
Voltage follower	Rail-to-rail	Rail-to-rail


- From the table, we see that for inverting configuration, rail-to-rail input common mode range is not needed. But for non-inverting configuration, some input common mode voltage swing is required, especially for a voltage follower which usually works as an output buffer, we need a **rail-to-rail** input common mode voltage range! To make an Op Amp work under any circumstance, a differential input with **rail-to-rail** common mode range is needed.

# How to Obtain a Rail-to-Rail Input Common Mode Range?

- We know that usually the input stage of an op amp consists of a differential pair. There are two types of differential pairs.





(a) P-type differential input stage



(b) N-type differential input stage

- First, let us observe how a differential pair works with different input common mode voltage
  - P-type input differential pair



$V_{dsat}$     
   $V_{GS}$     
   $V_{CMR}$  ( Common Mode Range )



Where  $V_{GS} = V_{dsat} + V_T$

- N-type differential input stage


$V_{dsat}$     
   $V_{GS}$     
   $V_{CMR}$  ( Common Mode Range )






# Again, how to Obtain a Rail-to-Rail Input Common Mode Range?

- Why not connect these two pairs in parallel and try to get a full rail-to-rail range?



$$V_{SUP} \approx 4V_{dsat} + V_{TN} + V_{TP}$$




## Simple N-P complementary input stage

Almost all of the rail-to-rail input stages are doing in this way by some variations! But how well does it work?

# Observations on transconductance performance for the entire region.-

- Transconductance vs. Vicm



The total transconductance of the input stage varies from  $g_m$  to  $2g_m$ , the variation is **100%** !

- If  $K = \frac{1}{2} K P_N \left(\frac{W}{L}\right)_N = \frac{1}{2} K P_P \left(\frac{W}{L}\right)_P$  and

$$I_N = I_P = I_{TAIL}$$


$$\text{then } g_{m_N} = g_{m_P} = g_m = \sqrt{2KI_{TAIL}} .$$

**Region I.** When  $V_{icm}$  is close to the negative rail, only P-channel pair operates. The N channel pair is off because its  $V_{GS}$  is less than  $V_T$ . The total transconductance of the differential pair is given by  $g_{m_T} = g_{m_P} = g_m$ .

**Region II.** When  $V_{icm}$  is in the middle range, both of the P and N pairs operate. The total transconductance is given by  $g_{m_T} = g_{m_N} + g_{m_P} = 2g_m$ .


**Region III.** When  $V_{icm}$  is close to the positive rail, only N-channel pair operates. The total transconductance is given by  $g_{m_T} = g_{m_N} = g_m$ .

How does the CMRR varies with the input common-mode signal ?





# Rail-to-Rail Techniques: Summary and Comparison

Case	Principle	$\Delta g_m$	Slew Rate	CMRR	Advantage	Limitations
1	$I_N + I_P = const$ [1][2][6]	N/A for weak inversion 40% if in strong inversion	Constant	56dB@10Hz, 52dB@100KHz, measured in [2]	Small gm variation ( 6% ) in weak inversion operation	Only work well in weak inversion, can not used in high speed application
2	$\sqrt{I_N} + \sqrt{I_P} = const$ [3] [16]	-12% +6% ( simulated in this presentation )	$\sqrt{2}$ times variation	80 dB / 53 dB ( measured in [3] )		Depends on quadratic characteristics of MOSFETs, which is not exactly followed for short channel transistors in sub-micron processes
3	4 times $I_N$ or $I_P$ when only one pair operates [3][4][6]	+15% systematic gm variation	2 times variation	70dB / 43 dB ( measured in [4] )	Somewhat simple	1) Same with case 2, but we can change 4 to other numbers to have smaller gm variation for short channel transistors 2) Systematic gm deviation of 15% even for ideal MOSFETs with quadratic characteristics
4	Current switch, backup pairs [5]	+20% systematic gm variation	Constant	N/A	Constant slew rate	Systematic gm deviation of 20% even for ideal MOSFETs with quadratic characteristics
5	6-pair structure, back pairs [7]	+20% systematic gm variation ( analytical ), $\pm 10\%$ ( measured in [7] )	Constant	N/A	Constant slew rate	Same with Case 4
6	Max/min selection [8][9]	7% ( simulated [9] ) 5% ( strong inversion, measured [8] ) 20% ( weak inversion, measured [8] )	Constant	N/A		Somewhat complex
7	Electronic zener [10]	8% ( measured )		80 dB / 43 dB ( measured in [10] )		Same with Case 2
8	Level shift [11]	$\pm 4\%$ after tuning 13% before tuning ( measured )		$\geq 80$ dB ( DC ) ( measured in [11] )	Simple	Gm variation sensitive to $V_T$ variation and power supply voltage change



**Floating Gate DP**





**Bulk Driven DP**

Another Potential Solutions for Rail-to-Rail Amplifiers

## One more Rail-to-Rail Op Amp Technique



By using dynamic level shift, the rail-to-rail Amplifier can be obtained.






N-P complementary input stage  
with dynamic level shift

Current summation







## References

- [1] J. H. Huijsing, and D. Linebarger, “Low voltage operational amplifier with rail-to-rail input and output stages,” *IEEE Journal of Solid-State Circuits*, vol. SC-20, no. 6, pp. 1144-1150, December 1985
- [2] W.-C. S. Wu, W. J. Helms, J. A. Kuhn, and B. E. Byrkett, “Digital-compatible high-performance operational amplifier with rail-to-rail input and output ranges,” *IEEE Journal of Solid-State Circuits*, vol. 29 , no. 1, pp. 63-66, January 1994
- [3] R. Hogervorst, R. J. Wiegerink, P. A. L. de Jong, J. Fonderie, R. F. Wassenaar, and J. H. Huijsing, “CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input and output stages,” *IEEE Proc. ISCAS 1992*, pp. 2876-2879
- [4] R. Hogervost, J. P. Tero, R. G. H. Eschauzier and J. H. Huijsing, “A compact power-efficient 3-V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries,” *IEEE Journal of Solid-State Circuits*, vol. 29, no. 12, pp. 1505-1513, December 1994
- [5] R. Hogervorst, S. M. Safai, and J. H. Huijsing, “A programmable 3-V CMOS rail-to-rail opamp with gain boosting for driving heavy loads,” *IEEE Proc. ISCAS 1995*, pp. 1544-1547
- [6] J. H. Huijsing, R. Hogervorst, and K.-J. de Langen, “Low-power low-voltage VLSI operational amplifier cells,” *IEEE Trans. Circuits and Systems-I*, vol. 42. no. 11, pp. 841-852, November 1995

## References ( cont'd )

- [7] W. Redman-White, "A high bandwidth constant  $g_m$ , and slew-rate rail-to-rail CMOS input circuit and its application to analog cell for low voltage VLSI systems," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 5, pp. 701-712, May 1997
- [8] C. Hwang, A. Motamed, and M. Ismail, "LV opamp with programmable rail-to-rail constant- $g_m$ ," *IEEE Proc. ISCAS 1997*, pp. 1988-1959
- [9] C. Hwang, A. Motamed, and M. Ismail, "Universal constant- $g_m$  input-stage architecture for low-voltage op amps," *IEEE Trans. Circuits and Systems-I*, vol. 42, no. 11, pp. 886-895, November 1995
- [10] R. Hogervost, J. P. Tero, and J. H. Huijsing, "Compact CMOS constant- $g_m$  rail-to-rail input stage with  $g_m$ -control by an electronic zener diode," *IEEE Journal of Solid-State Circuits*, vol. 31, no. 7, pp. 1035-1040, July 1996
- [11] M. Wang, T. L. Mayhugh, Jr., S. H. K. Embabi, and E. Sánchez-Sinencio, "Constant- $g_m$  rail-to-rail CMOS op-amp input stage with overlapped transition" *IEEE Journal of Solid-State Circuits*, vol. 34, no. 2, pp. 148-156, February 1999
- [12] G. Ferri and W. Sansen, "A rail-to-rail constant- $g_m$  low-voltage CMOS operational transconductance amplifier," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 10, pp. 1563-1567, October 1997


## References ( cont'd )

*IEEE Journal of Solid-State Circuits*, vol. 35, no. 1, pp. 33-44, January 2000


## **Voltage Multistage Transconductance Amplifier Topologies For LV Power Supply.**

- **Good voltage gain can be obtained using cascode stages. But these stages are not amenable for LV power supply.**
- **Under LV conditions, high voltage can be obtained using cascade amplifiers. That is growing horizontally, rather than vertically.**
- **Direct Cascade of simple (inverting) stages gives the required voltage gain without control of poles and zeroes.**
- **Dynamic behavior for optimal performance requires feedback (and feedforward) circuits.**


## First Approach: Direct Cascade



Symbolic Representation



(a)



(b)

Two Possible Implementations

$$H(s) = \frac{V_0(s)}{V_{in}(s)} \cong \frac{+g_{m1}g_{m2}/C_p C_L}{1 + s\left(\frac{C_L}{g_{02}} + \frac{C_p}{g_{01}}\right) + \frac{C_p C_L}{g_{01}g_{02}}s^2}$$


The poles are located at

$$\omega_{p1} = \frac{g_{01}}{C_p}, \quad \omega_{p2} = \frac{g_{02}}{C_L} \quad \text{☹️}$$

$$H(0) = \frac{g_{m1}g_{m2}}{g_{01}g_{02}} \quad \text{😊}$$

## How do you bring one pole close to the origin?

-Use feedback



Neglect  $C_p$  (i.e.,  $C_p \ll C_{m1}$ )

$$H(s) = \frac{V_0(s)}{V_{in}(s)} = \frac{g_{m1}(g_{m2} - sC_{m1})/C_L C_{m1}}{s^2 + s(g_{01}(C_L + C_{m1})/C_L C_p + g_{m2}/C_L + g_{02}/C_L) + g_{01}g_{02}/C_L C_{m1}}$$

The poles are approximately located at :

$$\omega_{p2} \cong (g_{m2} + g_{02})/C_L \quad \text{and} \quad \omega_{p1} \cong \left( \frac{g_{01}}{C_{m1}} \right) \frac{g_{02}}{g_{m2}} = \left( \frac{g_{01}}{C_{m1}} \right) A_{V02}$$

The good news is that :

$$\omega_{p1} \ll \omega_{p2}$$

Good for stability

$$H(0) = g_{m1}g_{m2}/g_{01}g_{02} \quad \text{Large DC voltage gain}$$



The bad news is a zero at the RHP

$$\omega_{z1} = \frac{g_{m2}}{C_{m1}}$$




Now we will use a feedforward circuit to cancel the zero at the RHP.

This will impact the complexity and performance of the design. 😊

Recall that before applying the feedforward we had:

$$H(s) = \frac{V_0(s)}{V_{in}(s)} = \frac{g_{m1}(g_{m2} - sC_{m1})/C_L C_{m1}}{s^2 + s(g_{01}(C_L + C_{m1})/C_L C_p + g_{m2}/C_L + g_{02}/C_L) + g_{01}g_{02}/C_L C_{m1}}$$




Now the corresponding H(s) becomes:

$$H(s) \left| \begin{array}{l} = \frac{-g_{m1}g_{m2}}{s^2 C_{m1} C_L + s C_{m1} g_{m2} + g_{01} g_{02}} \\ g_{mf} = g_{m1} \end{array} \right.$$

This can be extended to higher-order systems, let us consider first a third-order system.



## Nested $G_m$ -C Compensation Amplifier.



**Three-stage amplifier topology with NGCC**

$$H(s) = \frac{V_0(s)}{V_i(s)} = \frac{g_{m1}g_{m2}g_{m3} + s g_{m1}(g_{mf2} - g_{m2})C_{m2} + (g_{mf1} - g_{m1})C_{m1}C_{m2}}{g_{o1}g_{o2}g_{o3} + s g_{m2}g_{m3}C_{m1} + s^2 (g_{m3} + g_{mf2} - g_{m2})C_{m1}C_{m2} + s^3 C_L C_{m1}C_{m2}}$$

By making  $g_{mf1} = g_{m1}$  and  $g_{mf2} = g_{m2}$ ,

$$H(s) = \frac{V_0(s)}{V_i(s)} = \frac{-g_{m1}g_{m2}g_{m3}}{g_{o1}g_{o2}g_{o3} + s g_{m2}g_{m3}C_{m1} + s^2 g_{m3}C_{m1}C_{m2} + s^3 C_L C_{m1}C_{m2}}$$

This  $H(s)$  can be written as

$$H(s) = \frac{-A_0}{\left(1 + s \frac{A_0}{f_1}\right) \left(1 + \frac{s}{f_2} + \frac{s^2}{f_2 f_3}\right)}$$


$$A_0 = \frac{g_{m1} g_{m3} g_{m2}}{g_{o1} g_{o3} g_{o2}} \quad \text{and} \quad f_1 = GB = \frac{g_{m1}}{C_{m1}}$$

$$f_2 = \frac{g_{m2}}{C_{m2}}, \quad f_2 f_3 = \frac{g_{m2} g_{m3}}{C_{m2} C_L}; \quad f_i = \frac{g_{mi}}{C_{mi}}$$


Note that the dominant pole is located at

$$P_1 = \frac{f_1}{A_0} = \frac{\frac{g_{m1}}{C_{m1}}}{\frac{g_{m1} g_{m2} g_{m3}}{g_{o1} g_{o2} g_{o3}}} = \frac{g_{o1} g_{o2} g_{o3}}{g_{m2} g_{m3} C_{m1}} = \left(\frac{g_{o1}}{C_{m1}}\right) \frac{1}{A_{v0_2} A_{v0_3}}$$


## Multipath Nested Miller Compensation Technology Potential Feedforward Schemes: An Amplifier Topologies Re-Visit.



(a) **Multipath nested miller compensation topology.  
FF**




(b) **An abstract model for the amplifier proposed by  
Castello, et.al.**



(c) **The amplifier with multipath miller zero  
cancellation.**

## Let Us Now Compare Several Four-Order Topologies



Four stage amplifier topology with NGCC (Fan You et al)

$$f_1 < f_2 < f_3 \leq f_4, \quad f_1 = GB$$

$$f_4 > \frac{f_2}{1 - f_2/f_3}$$

- Power Consumption

$$P = (V_{DD} - V_{SS})I_n \left[ 1 + \sum_{i=1}^{n-1} \frac{\alpha_i f_i}{f_n} \right], \quad \alpha_i = \frac{C_{mi}}{C_L}, \quad \alpha_i f_i = \frac{g_{mi}}{C_L}$$

$I_n$  and  $f_n$  are current and frequency normalization factors, respectively.

$$H(s) = \frac{-A_0}{\left(1 + \frac{s}{P_1}\right) (1 + a_1 s + a_2 s^2 + a_3 s^3)}$$

$$P_1 = \frac{GB}{A_0}$$

$$a_1 = \frac{1}{f_2}, \quad a_2 = \frac{1}{f_2 f_3}, \quad a_3 = \frac{1}{f_2 f_3 f_4}$$

$$\frac{1}{f_2 f_3} = \frac{C_{m2} C_{m3}}{g_{m2} g_{m3}}, \quad \frac{1}{f_i} = \frac{C_{mi}}{g_{mi}}$$

## Comparison of Several Topologies.

$$\frac{V_0(s)}{V_i(s)} = -A_0 \frac{1 - b_1s - b_2s^2 - b_3s^3}{(1 + s/P_1)(1 + a_1s + a_2s^2 + a_3s^3)}, \quad k_i = \frac{g_{mi}}{g_{oi}}, i = 1,3 \quad \text{and} \quad f_i = \frac{g_{mi}}{C_{mi}}$$

Where

$$A_0 = k_1k_2k_3k_4, \quad P_1 = \frac{f_1}{A_0} = \frac{GB}{A_0}$$

### Comparison of Polynomial Coefficients for Four Stage NMC and NGCC Amplifier.

<b>P<sub>h</sub>(s)</b>	<b>a<sub>1</sub></b>	<b>a<sub>2</sub></b>	<b>a<sub>3</sub></b>
<b>NMC</b>	$\frac{(g_{m4}C_{m2} - g_{m2}C_{m3})}{g_{m2}g_{m4}}$	$\frac{(g_{m4} - g_{m2} - g_{m3})C_{m2}C_{m3}}{g_{m2}g_{m3}g_{m4}}$	$\frac{C_{m2}C_{m3}C_L}{g_{m2}g_{m3}g_{m4}}$
<b>NGCC</b>	$\frac{C_{m2}}{g_{m2}}$	$\frac{C_{m2}C_{m3}}{g_{m2}g_{m3}}$	$\frac{C_{m2}C_{m3}C_L}{g_{m2}g_{m3}g_{m4}}$


**Design**

← **Complex**


← **Simple**

<b>Z(s)</b>	<b>b<sub>1</sub></b>	<b>b<sub>2</sub></b>	<b>b<sub>3</sub></b>
<b>NMC</b>	$\frac{C_{m3}}{g_{m4}}$	$\frac{C_{m2}C_{m3}}{g_{m3}g_{m4}}$	$\frac{C_{m1}C_{m2}C_{m3}}{g_{m2}g_{m3}g_{m4}}$
<b>NGCC</b>	0	0	0

## Nested $G_m$ -C Compensation (NGCC) $N^{\text{th}}$ -Order




**Conceptual multistage amplifier topology with NGCC.**




**Abstract model.**

## How to Implement a Positive $G_m$ ?



(a) Representation



(b) Transistor Level


$$G_{m1} \Rightarrow M11 - M14, g_{mM11} = g_{m1}$$

$$G_{m2} \Rightarrow M21 - M22, g_{mM22} = g_{m2}$$

$$G_{mf1} \Rightarrow Mf1$$

- If  $G_{m2} > G_{mf1}$ ,  $M22$  current  $>$   $Mf1$  current, then add  $M21$  to provide additional current.
- If  $G_{m2} > G_{mf1}$ , Remove  $M21$  and add a PMOS transistor in parallel to  $M22$ .

## Design Example of a Four-Stage Amplifier



Four stage operational amplifier with NGCC topology




## Measured Performance of the 4-Stage NGCC Op Amp.

Power Consumption	0.68mW	1.40mW
DC Gain	$\approx 100\text{dB}$	$\approx 100\text{dB}$
Gain Bandwidth	610kHz	1.0MHz
Phase Margin	$60^\circ$	$58^\circ$
Input Offset	5.2mV	5.2mV
Slew Rate	2.5V/ $\mu\text{S}$	5.0V
Power Supply	$\pm 1.0\text{V}$	$\pm 1.0\text{V}$
Load Condition	10k $\Omega$ // 20pF	10k $\Omega$ //20pF
Area	0.22mm <sup>2</sup>	0.22mm <sup>2</sup>

What is the effect of  $f_4/GB$ ?


How far should one push  $f_4$ ?



The phase margin and normalized settling time ( $T_sGB$ ) of an NGCC amplifier vs.  $f_4/GB$ .


- Trade-off between phase margin versus setting time.

## How do the Two Topologies Compare for Power Consumption?




The normalized power consumption of the NGCC and the NMC amplifiers as a function of the normalized settling time.

# More Experimental Results.



Measured frequency response of 4-stage NGCC amplifier



Measured 1.0Vp-p 100 KHz sin-wave at input and output nodes of a unity follower.

## References

S. Pernici, “A CMOS Low-Distortion Fully Differential Power Amplifier with Double Nested Miller Compensation,” *IEEE J. Solid-State Circuits*, Vol. 28, No. 7, pp. 758-763, July 1993.

F. You, S.H.K. Embabi and E. Sánchez-Sinencio, “Multistage Amplifier Topologies with Nested  $G_m$ -C Compensation,” *IEEE J. of Solid-State Circuits*, Vol. 32, No. 12, pp. 2000-2011, December 1997.

K.N. Leung, P.K. T. Mok, W.-H. Ki, and J. K. O. Sin, “ Three-Stage Large Capacitive Load Amplifier with Damping Factor-Control Frequency Compensation, “*IEEE J. of Solid-State Circuits*, Vol. 35, No. 2, pp. 221-230, February 2000

---

---

S. Yan and E. Sánchez-Sinencio, Low Voltage Analog Circuit Design Techniques: A Tutorial, *IEICE Trans. Fundamentals*, Vol. E83-A, No. 2 February 2000


E. Sánchez-Sinencio and Andreas G. Andreou, Eds. “ Low-Voltage/Low-Power Integrated Circuits and Systems “, IEEE Press, Piscataway, NJ 1999

A. Rodriguez-Vazquez and E. Sánchez-Sinencio, Eds., Special Issue on Low-Voltage and Low-Power Analog and Mixed-Signal Circuits and Systems, *IEEE Trans. on Circuits and Systems I*, vol. 42, No. 11, November 1995



## Conclusions

- Low power supply and smaller size technologies require new analog circuit techniques
- Power Consumption and area are critical specifications in portable equipment, clever design methodologies are needed.



THANK YOU