

0.9-V Rail-to-Rail Operational Amplifiers with Adaptive Threshold Voltage Control

Toshio Adachi, Kaoru Takasuka *2006 Symposium on VLSI Circuits Digest of Technical Papers*

Asahi Kasei Microsystems, 3050 Okada, Atsugi, Kanagawa, Japan

E-mail; adachi@dc.ag.asahi-kasei.co.jp

$$V_{th} = V_{th0} + \gamma(\sqrt{|2\phi - V_{bs}|} - \sqrt{2\phi}) \tag{1}$$




Fig. 1. (a) Typical input stage for op amps. (b) Input stage with adaptive threshold voltage control




Fig. 2. Vs1, Vs2 and Vbke vs input voltage in Fig. 1. (a), (b)




Fig. 3. Operational amplifier based on a single input pair




Fig. 4. Offset voltage vs input voltage for amplifier in Fig. 3 and amplifier based on complementary input pairs

TABLE I
Experimental Performance of amplifiers ($V_{\text{supply}}=0.9\text{ V}$)

parameter	Amplifier based on single input pair	Amplifier based on complementary input pairs
Active die area	0.044 mm ²	0.044 mm ²
I _{dd}	92 μA	96 μA
DC Gain	94 dB	96 dB
GBW	2.3 MHz	2.2 MHz
THD 0.8 V_{pp}, 1 KHz	81.4 dB	56.8 dB
Input offset 3σ	4.7 mV	4.5 mV
Output source current	340 μA	370 μA
Output sink current	720 μA	560 μA

References

- [1] T. Stockstad and H. Yoshizawa, "A 0.9-V 0.5-μ A Rail-to-Rail CMOS Operational Amplifier," *IEEE J. Solid-State Circuits*, vol. 37, pp. 286-292, March 2002.
- [2] Y. Berg, D. T. Wisland and T. S. Lande, "Ultra Low-Voltage/Low-Power Digital Floating-Gate Circuits," *IEEE Trans. Circuits Syst. II*, vol. 46, pp. 930-936, May 1999.
- [3] J. F. Duque-Carrillo, J. L. Ausin, G. Torelli, J. M. Valverde and M. A. Dominguez, "1-V Rail-to-Rail Operational Amplifiers in Standard CMOS Technology," *IEEE J. Solid-State Circuits*, vol. 35, pp. 33-43, Jan. 2000.
- [4] T. Lehmann and M. Cassia, "1-V Power Supply CMOS Cascode Amplifier," *IEEE J. Solid-State Circuits*, vol. 36, pp. 1082-1086, July 2001.
- [5] J. A. Fisher and R. Koch, "A Highly Linear CMOS Buffer Amplifier," *IEEE J. Solid-State Circuits*, vol. 22, pp. 330-334, June 1987.
- [6] J. N. Babanezhad, "A Rail-to-Rail CMOS Op Amp," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1414-1417, Dec. 1988.
- [7] E. Sackinger and W. Guggenbuhl, "A Versatile Building Block: The CMOS Differential Difference Amplifier," *IEEE J. Solid-State Circuits*, vol. 22, pp. 287-294, April 1987.