## **Instructions for Programming TUTOR EPROMs**

The TUTOR code will be programmed into two 2764 EPROM chips from files which reside in the EPROM directory of the hard disk on the PC nearest the TA office door. The files are named TUTOR.EVN and TUTOR.ODD, and contain the even and odd bytes respectively of the TUTOR code.

The procedure for preparing the chips is as follows:

- 1. Obtain two blank 2764 devices from the TA. If you are not certain the devices are blank, have the TA show you how to use the EPROM eraser (if you don't already know), and erase the devices for 15 minutes.
- 2. Boot up the PC in the lab, which has the EPROM programming system, installed in it (closest one to the door to the TA office). Change directories to the EPROM directory.
- 3. Enter the command UPP512. This is the program, which you will use to program the EPROM's. A menu will appear on the screen.
- 4. Select the 12.5 Volt level.
- 5. Select the Load (L) menu option. You will be prompted for a buffer start address (enter 0000) and a file name (enter TUTOR.EVN or TUTOR.ODD).
- 6. Select the Blank Check and Copy (4) option. A "Ready?" prompt will appear. Insert a blank 2764 in the EPROM programmer socket and enter Y. The program will then proceed to blank check, program, and verify the device.
- 7. Repeat steps 5 and 6 for the other file. When you are finished, select menu option Q (quit).

## Using the Logic Analyzer to Verify Bootstrap Action

The file "bootstrap.la" in the logic analyzer can be used to verify that the circuit functions correctly for the first 8 bus cycles after reset. The following 8 bytes should appear on the data bus after RESET\* has been asserted:

HEX 00 04 00 81 from ROM0 HEX 00 44 00 46 from ROM1 HEX 00 01 02 03 04 05 06 07 from 68008 address The reset vectors are SP = \$0000 0444PC = \$0000 8146

1. Make sure that both Logic Analyzer and your circuit are turned off.

2. Make the following connections to POD1 and POD2 on your Logic Analyzer:

SIGNAL	LEAD		COLOR	SIGNAL	LEA	D	COLOR
D0	0		BLACK	AS*	8		BLACK
D1	1		BROWN	A0	9		BROWN
D2	2	4	RED	A1	10	4	RED
D3	3	31	ORANGE	A2	11	02/	ORANGE
D4	4	Ö	YELLOW	A3	12	Ö	YELLOW
D5	5	Δ.	GREEN	ROMEN0*	13	ם	GREEN
D6	6		BLUE	ROMEN1*	14		BLUE
D7	7		MAGENTA	RESET* <sup>a</sup>	15		MAGENTA

#### <sup>a</sup>BOOT-CLR\*

- 3. Connect the GND pin of each Logic POD to your circuit's ground (i.e., with a GRAY wire)
- 4. Open the Logic Analyzer.
- 5. On the Logic Analyzer, select the "bootstrap" setting and load it.
- 6. Power up your circuit. Your circuit should be in single step mode
- 7. Set the trigger condition for the assertion of AS\*. The trigger mode is set to single step.
- 8. Check the valid data at the appropriate addresses. Take few more samples to check your bootstrap action is working fine.

#### NOTES:

- 1. There should be 4 distinct signals from the reset module: HALT\*, RESET\*, SLAVE-CLR\* (to PIA & baud-Generator) and BOOT-CLR\*(to DDVM).
- 2. Addresses A01-A13 from the CPU should be connected to A00-A12 on the ROM.

## **2764 EPROM Pinout**

	2764	EPROM	_
Vpp	1	28	Vcc
A12	2	27	PGM*
A7	3	26	N.C.
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE*
A2	8	21	A10
A1	9	20	CE*
A0	10	19	D7
D0	11	18	D6
D1	12	17	D5
D2	13	16	D4
GND	14	15	D3

#### **NOTES:**

- Vpp: Programming Voltage. Connect to Vcc for reading
- **CE\***: Chip Enable
- **OE**\*: Output Enable
- **PGM\***: Program/Read Mode: Connect to Vcc for Reading

January 1999

NMC27C64 65,536-Bit (8192 x 8) CMOS EPRON



## NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM

## **General Description**

The NMC27C64 is a 64K UV erasable, electrically reprogrammable and one-time programmable (OTP) CMOS EPROM ideally suited for applications where fast turnaround, pattern experimentation and low power consumption are important requirements.

The NMC27C64 is designed to operate with a single +5V power supply with  $\pm 10\%$  tolerance. The CMOS design allows the part to operate over extended and military temperature ranges.

The NMC27C64Q is packaged in a 28-pin dual-in-line package with a quartz window. The quartz window allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written electrically into the device by following the programming procedure.

The NMC27C64N is packaged in a 28-pin dual-in-line plastic molded package without a transparent lid. This part is ideally

suited for high volume production applications where cost is an important factor and programming only needs to be done once.

This family of EPROMs are fabricated with Fairchild's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

#### Features

- High performance CMOS — 150 ns access time
- JEDEC standard pin configuration
  —28-pin Plastic DIP package
  —28-pin CERDIP package
- Drop-in replacement for 27C64 or 2764
- Manufacturers identification code



## **Connection Diagram**

27C512 27512	27C256 27256	27C128 27128	27C32 2732	27C16 2716	_	NMC	27C64	_	27C16 2716	27C32 2732	27C128 27128	27C256 27256	27C512 27512
A <sub>15</sub>	Vpp	Vpp			Vpp	1	28	□Vcc			Vcc	Vcc	Vcc
A <sub>12</sub>	A12	A12			A12	2	27	PGM			PGM	A14	A14
A7	A7	A7	A7	A7	A7 🗌	3	26	□NC	Vcc	Vcc	A13	A13	A13
A <sub>6</sub>	A6	A6	A6	A6	A6	4	25	⊒A8	A8	A8	A8	A8	A8
A5	A5	A5	A5	A5	A5 🗆	5	24	⊒A9	Ag	A9	Ag	Ag	Ag
A4	A4	A4	A4	A4	A4 🗌	6	23	□A11	VPP	A11	A11	A11	A11
A3	A3	A3	A3	A3	A3	7	22	OE	ŌĒ	OE/V <sub>PP</sub>	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A2	A <sub>2</sub>	A <sub>2</sub>	A2	A2	A2	8	21	□A10	A10	A10	A10	A10	A10
A1	A1	A1	A1	A1	A1 🗌	9	20		CE/PGM	CE	CE	CE/PGM	CE
A0	A0	A <sub>0</sub>	A0	A0	A0	10	19	07	07	07	07	07	07
O0	O0	O0	O0	O0	O0 []	11	18	<u></u> 06	06	O6	O6	O6	O6
01	01	01	01	01	01□	12	17	_0 <sub>5</sub>	05	O5	O5	O5	O5
O2	02	02	02	02	O2□	13	16	04	04	04	04	O4	04
GND	GND	GND	GND	GND	GND	14	15	<u> </u>	03	O3	03	O3	O3
(of compat		M nin conf	igurations		vn in the h	locks adia	cent to the M	IMC27C64	nine	L			

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C64 pins.

#### **Pin Names**

A0-A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O <sub>0</sub> –O <sub>7</sub>	Outputs
PGM	Program
NC	No Connect
V <sub>PP</sub>	Programming Voltage
V <sub>CC</sub>	Power Supply
GND	Ground

Commercial Temperature Range V\_{CC} = 5V  $\pm 10\%$ 

Parameter/Order Number	Access Time (ns)
NMC27C64Q, N 150	150
NMC27C64Q, N 200	200

## Extended Temp Range (-40°C to +85°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NMC27C64QE, NE200	200

NMC27C64	
65,536-Bit	
(8192 x 8)	
CMOS EF	
PROM	

## Absolute Maximum Ratings (Note 1)

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
All Input Voltages except A9 with Respect to Ground (Note 10)	+6.5V to -0.6V
All Output Voltages with Respect to Ground (Note 10)V <sub>CC</sub>	; +1.0V to GND -0.6V
V <sub>PP</sub> Supply Voltage and A <sub>9</sub> with Respect to Ground During Programming	+14.0V to -0.6V
V <sub>CC</sub> Supply Voltage with Respect to Ground	+7.0V to -0.6V

Power Dissipation	1.0W
Lead Temperature (Soldering, 10 sec.)	300°C
ESD Rating (Mil Spec 883C, Method 3015.2)	2000V

## **Operating Conditions** (Note 7)

Temperature Range	
NMC27C64Q 150, 200	0°C to +70°C
NMC27C64N 150, 200	
NMC27C64QE 200	-40°C to +85°C
NMC27C64NE 200	
V <sub>CC</sub> Power Supply	+5V ±10%

## **READ OPERATION**

## **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ILI	Input Load Current	$V_{IN} = V_{CC}$ or GND			10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = V_{CC}$ or GND, $\overline{CE} = V_{H}$			10	μΑ
I <sub>CC1</sub> (Note 9)	V <sub>CC</sub> Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$ ,f=5 MHz Inputs = V <sub>IH</sub> or V <sub>IL</sub> , I/O = 0 mA		5	20	mA
I <sub>CC2</sub> (Note 9)	V <sub>CC</sub> Current (Active) CMOS Inputs	$\overline{CE} = GND$ , f = 5 MHz Inputs = V <sub>CC</sub> or GND, I/O = 0 mA		3	10	mA
I <sub>CCSB1</sub>	V <sub>CC</sub> Current (Standby) TTL Inputs	$\overline{CE} = V_{IH}$		0.1	1	mA
I <sub>CCSB2</sub>	V <sub>CC</sub> Current (Standby) CMOS Inputs	$\overline{CE} = V_{CC}$		0.5	100	μΑ
I <sub>PP</sub>	VPP Load Current	$V_{PP} = V_{CC}$		10	μΑ	
V <sub>IL</sub>	Input Low Voltage		-0.1		0.8	V
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> +1	V
V <sub>OL1</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4			V
V <sub>OL2</sub>	Output Low Voltage	I <sub>OL</sub> = 0 μA			0.1	V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = 0 μA	V <sub>CC</sub> - 0.1			V

## **AC Electrical Characteristics**

Symbol	Parameter	Conditions	15	50	200, E	Units	
			Min	Max	Min	Max	
t <sub>ACC</sub>	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$ $\overline{PGM} = V_{IH}$		150		200	ns
t <sub>CE</sub>	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		200	ns
t <sub>OE</sub>	OE to Output Delay	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$		60		60	ns
t <sub>DF</sub>	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	60	0	60	ns
t <sub>CF</sub>	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	60	0	60	ns
t <sub>он</sub>	Output Hold from Addresses, CE or OE , Whichever Occurred First	$\frac{\overline{CE}}{\overline{PGM}} = \overline{OE} = V_{IL}$	0		0		ns

#### Capacitance TA = +25°C, f = 1 MHz (Note 2) NMC27C64Q

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	9	12	pF

#### Capacitance TA = +25°C, f = 1 MHz (Note 2) NMC27C64N

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	5	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	8	10	pF

#### **AC Test Conditions**

Output Load 1 TTL Gate and  $C_L = 100 \text{ pF}$  (Note 8)

Input Rise and Fall Times	≤5 ns
Input Pulse Levels	0.45V to 2.4V
Timing Measurement Reference Level	
Inputs	0.8V and 2V
Outputs	0.8V and 2V

#### AC Waveforms (Note 6) (Note 9)



Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:** This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{OE}$  may be delayed up to  $t_{ACC}$  -  $t_{OE}$  after the falling edge of  $\overline{CE}$  without impacting  $t_{ACC}$ .

Note 4: The  $t_{DF}$  and  $t_{CF}$  compare level is determined as follows:

High to TRI-STATE (e), the measured V<sub>OH1</sub> (DC) 0.10V;

Low to TRI-STATE, the measured  $V_{OL1}$  (DC) + 0.10V.

**Note 5:** TRI-STATE may be attained using  $\overline{OE}$  or  $\overline{CE}$ .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to  $V_{CC}$  + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate:  $I_{OL}$  = 1.6 mA,  $I_{OH}$  = -400  $\mu$ A.

C<sub>L</sub>: 100 pF includes fixture capacitance.

Note 9:  $V_{PP}$  may be connected to  $V_{CC}$  except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

7
<u> </u>
$\leq$
5
$\mathbf{M}$
N.
Ο
ä
ĸ
+-
6
Ŭ
S.
ω
σ
<u> </u>
σ
-
-
ų
S.
N
$\mathbf{\nabla}$
$\mathbf{}$
œ
Ľ
$\mathbf{O}$
$\mathbf{\Sigma}$
Ξ.
Ξ
Ų
S
Ш
_
2
ő
NON

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
t <sub>AS</sub>	Address Setup Time		2			μs
t <sub>OES</sub>	OE Setup Time		2			μs
t <sub>CES</sub>	CE Setup Time		2			μs
t <sub>DS</sub>	Data Setup Time		2			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		2			μs
t <sub>VCS</sub>	V <sub>CC</sub> Setup Time		2			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		2			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	$\overline{CE} = V_{IL}$	0		130	ns
t <sub>PW</sub>	Program Pulse Width		0.45	0.5	0.55	ms
t <sub>OE</sub>	Data Valid from OE	$\overline{CE} = V_{IL}$			150	ns
I <sub>PP</sub>	V <sub>PP</sub> Supply Current During Programming Pulse	$\frac{\overline{CE}}{PGM} = V_{IL}$			30	mA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current				10	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	°C
V <sub>CC</sub>	Power Supply Voltage		5.75	6.0	6.25	V
V <sub>PP</sub>	Programming Supply Voltage		12.2	13.0	13.3	V
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	V
V <sub>IH</sub>	Input High Voltage		2.4	4.0		V
t <sub>IN</sub>	Input Timing Reference Voltage		0.8	1.5	2.0	V
t <sub>OUT</sub>	Output Timing Reference Voltage		0.8	1.5	2.0	V



Note 11: Fairchild's standard product warranty applies to devices programmed to specifications described herein.

Note 12:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

Note 13: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 14: Programming and program verify are tested with the interactive Program Algorithm, at typical power supply voltages and timings.



## **Functional Description**

#### DEVICE OPERATION

The six modes of operation of the NMC27C64 are listed in Table 1. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6V during the three programming modes, and at 5V in the other three modes.

#### **Read Mode**

The NMC27C64 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ( $\overline{\text{PGM}}$ ) should be at V<sub>IH</sub> except during programming. Assuming that addresses are stable, address access time (t<sub>ACC</sub>) is equal to the delay from  $\overline{\text{CE}}$  to output (t<sub>CE</sub>). Data is available at the outputs t<sub>OE</sub> after the falling edge of OE , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least t<sub>ACC</sub> – t<sub>OE</sub>.

The sense amps are clocked for fast access time. V<sub>CC</sub> should therefore be maintained at operating voltage during read and verify. If V<sub>CC</sub> temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

#### **Standby Mode**

The NMC27C64 has a standby mode which reduces the active power dissipation by 99%, from 55 mW to 0.55 mW. The NMC27C64 is placed in the standby mode by applying a CMOS high signal to the  $\overline{CE}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{OE}$  input.

#### Output OR-Tying

Because NMC27C64s are usually used in larger memory arrays, Fairchild has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- 1. the lowest possible memory power dissipation, and
- 2. complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recomended that  $\overline{CE}$  (pin 20) be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 14V on pin 1  $(V_{\text{PP}})$  will damage the NMC27C64.

Initially, all bits of the NMC27C64 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word. A "0" cannot be changed to a "1" once the bit has been programmed.

The NMC27C64 is in the programming mode when the V<sub>PP</sub> power supply is at 12.75V and  $\overline{OE}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across V<sub>PP</sub>, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming,  $\overline{\text{CE}}$  should be kept TTL low at all times while  $V_{\text{PP}}$  is kept at 12.75V.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overrightarrow{PGM}$  input. A program pulse must be applied at each address location to be programmed. The NMC27C64 is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of 100 µs pulses until it verfies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 µs pulse. The NMC27C64 must not be programmed with a DC signal applied to the PGM input.

Programming multiple NMC27C64s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C64s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled NMC27C64s. If an application requires erasing and reprogramming, the NMC27C64Q UV erasable PROM in a windowed package should be used.

Pins	CE (20)	OE (22)	PGM	V <sub>PP</sub>	V <sub>CC</sub>	Outputs
WODE	(20)	(22)	(27)	(1)	(20)	(11-13, 15-19)
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	5V	5V	D <sub>OUT</sub>
Standby	V <sub>IH</sub>	Don't Care	Don't Care	5V	5V	Hi-Z
Output Disable	Don't Care	V <sub>IH</sub>	V <sub>IH</sub>	5V	5V	Hi-Z
Program	V <sub>IL</sub>	V <sub>IH</sub>		13V	6V	D <sub>IN</sub>
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	13V	6V	D <sub>OUT</sub>
Program Inhibit	V <sub>IH</sub>	Don't Care	Don't Care	13V	6V	Hi-Z

#### TABLE 1. Mode Selection

## Functional Description (Continued)

#### **Program Inhibit**

Programming multiple NMC27C64s in <u>parallel</u> with different data is also easily accomplished. Except for CE all like inputs (including OE and PGM) of the parallel NMC27C64 may be common. A TTL low level program pulse applied to an NMC27C64's PGM input with CE at V<sub>IL</sub> and V<sub>PP</sub> at 13.0V will program that NMC27C64. A TTL high level CE input inhibits the other NMC27C64s from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V<sub>PP</sub> at 13.0V. V<sub>PP</sub> must be at V<sub>CC</sub>, except during programming and program verify.

#### MANUFACTURER'S IDENTIFICATION CODE

The NMC27C64 has a manufacturer's identification code to aid in programming. The code, shown in Table 2, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C64 is "8FC2", where "8F" designates that it is made by Fairchild Semiconductor, and "C2" designates a 64k part.

The code is accessed by applying  $12V\pm0.5V$  to address pin A9. Addresses A1–A8, A10–A12, CE, and OE are held at V<sub>IL</sub>. Address A0 is held at V<sub>IL</sub> for the manufacturer's code, and at V<sub>IH</sub> for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C  $\pm$  5°C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the NMC27C64 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the  $3000\text{\AA} - 4000\text{\AA}$  range.

After programming, opaque labels should be placed over the NMC27C64's window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

The recommended erasure procedure for the NMC27C64 is exposure to short wave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>.

The NMC27C64 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at one inch. The erasure time increases as the square of the distance. (If distance is doubled the erasure time increases by a factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{\text{CC}},$  has three segments that are of interest to the system designer-the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated  $\mathrm{V}_{\mathrm{CC}}$ transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu$ F ceramic capacitor be used on every device between  $V_{\rm CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Pins	A0 (10)	07 (19)	O6 (18)	O5 (17)	O4 (16)	O3 (15)	O2 (13)	01 (12)	O0 (11)	Hex Data
Manufacturer Code	V <sub>IL</sub>	1	0	0	0	1	1	1	1	8F
Device Code	V <sub>IH</sub>	1	1	0	0	0	0	1	0	C2

#### TABLE 2. Manufacturer's Identification Code



Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Fairchild Semiconductor Americas Customer Response Center Europe +44 (0) 1793-856858 Fax Tel. 1-888-522-5372 Deutsch Tel: +49 (0) 8141-6102-0 English Français Tel +44 (0) 1793-856856 +33 (0) 1-6930-3696 +39 (0) 2-249111-1 Tel: Italiano Tel

Fairchild Semiconductor Hong Kong 8/F, Room 808, Empire Centre 68 Mody Road, T simshatsui East Kowloon. Hong Kong Tel: +852-2722-8338 Fax: +852-2722-8383 Fairchild Semiconductor Japan Ltd. 4F, Natsume Bldg. 2-18-6, Yushima, Bunkyo-ku Tokyo, 113-0034 Japan Tel: 81-3-3818-8840 Fax: 81-3-3818-8841

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications

64 k SRAM (8-kword  $\times$  8-bit)

# HITACHI

ADE-203-454B (Z) Rev. 2.0 Nov. 1997

#### Description

The Hitachi HM6264B is 64k-bit static RAM organized 8-kword  $\times$  8-bit. It realizes higher performance and low power consumption by 1.5  $\mu$ m CMOS process technology. The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, 300 mil plastic DIP, is available for high density mounting.

#### Features

- High speed Fast access time: 85/100 ns (max)
- Low power Standby: 10 μW (typ) Operation: 15 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- Equal access and cycle times
- Common data input and output Three state output
- Directly TTL compatible All inputs and outputs
- Battery backup operation capability

## **Ordering Information**

Туре No.	Access time	Package
HM6264BLP-8L HM6264BLP-10L	85 ns 100 ns	600-mil, 28-pin plastic DIP (DP-28)
HM6264BLSP-8L HM6264BLSP-10L	85 ns 100 ns	300-mil, 28-pin plastic DIP(DP-28N)
HM6264BLFP-8LT HM6264BLFP-10LT	85 ns 100 ns	450-mil, 28-pin plastic SOP(FP-28DA)

## Pin Arrangement

HM6264BLP/BLSP/BLFP Series					
	28 □ V <sub>CC</sub>				
A12 🗆 2	27 🟳 🚾				
A7 🗖 3	26 🗆 CS2				
A6 🗖 4	25 🗖 A8				
A5 🗖 5	<sup>24</sup> 🗖 A9				
A4 🗖 6	23 🗋 A11				
A3 🗆 7					
A2 🗆 8	21 🗖 A10				
A1 🗖 9	20 🗆 CS1				
A0 🗖 10	19 🗖 I/O8				
I/O1 🗖 11	18 🗖 I/O7				
I/O2 □ 12	17 🗖 I/O6				
$ _{1/03} \square 13$	16 🗖 I/O5				
V <sub>SS</sub> □ 14	15 🗆 I/O4				
(Top view)					

## **Pin Description**

Pin name	Function	Pin name	Function
A0 to A12	Address input	WE	Write enable
I/O1 to I/O8	Data input/output	ŌĒ	Output enable
CS1	Chip select 1	NC	No connection
CS2	Chip select 2	V <sub>cc</sub>	Power supply
		V <sub>ss</sub>	Ground

## **Block Diagram**



#### **Function Table**

WE	CS1	CS2	ŌĒ	Mode	V <sub>cc</sub> current	I/O pin	Ref. cycle
×	Н	×	×	Not selected (power down)	$I_{\text{SB}},I_{\text{SB1}}$	High-Z	_
×	×	L	×	Not selected (power down)	$I_{\text{SB}},I_{\text{SB1}}$	High-Z	_
Н	L	Н	Н	Output disable	I <sub>cc</sub>	High-Z	_
Н	L	Н	L	Read	I <sub>cc</sub>	Dout	Read cycle (1)–(3)
L	L	Н	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: ×: H or L

#### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage <sup>*1</sup>	V <sub>cc</sub>	–0.5 to +7.0	V
Terminal voltage <sup>*1</sup>	V <sub>T</sub>	$-0.5^{*2}$ to V <sub>CC</sub> + 0.3 <sup>*3</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to + 70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. Relative to V<sub>ss</sub>

2.  $V_{T}$  min: -3.0 V for pulse half-width  $\leq$  50 ns

3. Maximum voltage is 7.0 V

#### **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Мах	Unit
Supply voltage	V <sub>cc</sub>	4.5 5.0		5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3*1	_	0.8	V

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq$  50 ns

Parameter	Symbol	Min	Typ⁺¹	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	Ι <sub>lo</sub>	—		2	μA	$ \overline{CS1} = V_{IH} \text{ or } CS2 = V_{IL} \text{ or } \overline{OE} = V_{IH} \text{ or } $ $ \overline{WE} = V_{IL}, V_{I/O} = V_{SS} \text{ to } V_{CC} $
Operating power supply current	I <sub>CCDC</sub>	_	7	15	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{CS2} = \text{V}_{\text{IH}}, \text{I}_{\text{I/O}} = 0 \text{ mA}$ others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$
Average operating power supply current	I <sub>CC1</sub>		30	45	mA	$\label{eq:constraint} \begin{array}{l} \mbox{Min cycle, duty = 100\%,} \\ \hline CS1 = V_{IL}, \ CS2 = V_{IH}, \ I_{I/O} = 0 \ mA \\ \mbox{others = } V_{IH} / V_{IL} \end{array}$
	I <sub>CC2</sub>		3	5	mA	$\begin{array}{l} \hline Cycle \ time = 1 \ \mu s, \ duty = 100\%, \ I_{_{I/O}} = 0 \ mA \\ \hline CS1 \leq 0.2 \ V, \ CS2 \geq V_{_{CC}} - 0.2 \ V, \\ V_{_{IH}} \geq V_{_{CC}} - 0.2 \ V, \ V_{_{IL}} \leq 0.2 \ V \end{array}$
Standby power supply current	I <sub>SB</sub>	_	1	3	mA	$\overline{\text{CS1}} = \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IL}}$
	I <sub>SB1</sub>		2	50	μA	$\label{eq:constraint} \begin{array}{l} \overline{CS1} \geq V_{cc} - 0.2 \text{ V}, \ CS2 \geq V_{cc} - 0.2 \text{ V} \text{ or} \\ 0 \text{ V} \leq CS2 \leq 0.2 \text{ V}, \ 0 \text{ V} \leq \text{Vin} \end{array}$
Output low voltage	V <sub>OL</sub>			0.4	V	I <sub>oL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4			V	I <sub>oH</sub> = -1.0 mA

## **DC Characteristics** (Ta = 0 to +70°C, $V_{CC} = 5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ )

Notes: 1. Typical values are at V $_{\rm CC}$  = 5.0 V, Ta = +25°C and not guaranteed.

#### **Capacitance** (Ta = $25^{\circ}$ C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance <sup>*1</sup>	Cin	_	_	5	pF	Vin = 0 V
Input/output capacitance <sup>*1</sup>	C <sub>I/O</sub>	_	_	7	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

## AC Characteristics (Ta = 0 to +70°C, $V_{cc}$ = 5 V ± 10%, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference level: 1.5 V
- Input rise and fall time: 10 ns
- Output load: 1 TTL Gate +  $C_L$  (100 pF) (Including scope & jig)

#### **Read Cycle**

			HM6264B-8L		HM6264B-10L			
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time		t <sub>RC</sub>	85	—	100	_	ns	
Address access time		t <sub>AA</sub>	—	85		100	ns	
Chip select access time	CS1	t <sub>co1</sub>	_	85	_	100	ns	
	CS2	t <sub>CO2</sub>	_	85	_	100	ns	
Output enable to output valid		t <sub>oe</sub>	—	45		50	ns	
Chip selection to output in low-Z	CS1	$t_{LZ1}$	10	—	10	—	ns	2
	CS2	t <sub>LZ2</sub>	10	_	10	—	ns	2
Output enable to output in low-Z		t <sub>oLZ</sub>	5	—	5	_	ns	2
Chip deselection in to output in high-Z	CS1	t <sub>HZ1</sub>	0	30	0	35	ns	1, 2
	CS2	t <sub>HZ2</sub>	0	30	0	35	ns	1, 2
Output disable to output in high-Z		t <sub>OHZ</sub>	0	30	0	35	ns	1, 2
Output hold from address change		t <sub>он</sub>	10	_	10	_	ns	

Notes: 1.  $t_{HZ}$  is defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

At any given temperature and voltage condition, t<sub>HZ</sub> maximum is less than t<sub>LZ</sub> minimum both for a given device and from device to device.



Read Timing Waveform (1)  $(\overline{\mathrm{WE}}=V_{\mathrm{IH}})$ 

Read Timing Waveform (2) ( $\overline{WE} = V_{II}, \, \overline{OE} = V_{IL})$ 





Read Timing Waveform (3)  $(\overline{WE}=V_{IH},\,\overline{OE}=V_{IL})^{*1}$ 

#### Write Cycle

		HM6264B-8L		HM6264B-10L			
Parameter	Symbol	Min	Мах	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	85	_	100	_	ns	
Chip selection to end of write	t <sub>cw</sub>	75	—	80	—	ns	2
Address setup time	t <sub>AS</sub>	0	—	0	—	ns	3
Address valid to end of write	t <sub>AW</sub>	75	—	80	—	ns	
Write pulse width	t <sub>wP</sub>	55	—	60	_	ns	1, 6
Write recovery time	t <sub>wR</sub>	0		0		ns	4
WE to output in high-Z	t <sub>wHZ</sub>	0	30	0	35	ns	5
Data to write time overlap	t <sub>DW</sub>	40	_	40	_	ns	
Data hold from write time	t <sub>DH</sub>	0		0		ns	
Output active from end of write	t <sub>ow</sub>	5	_	5		ns	
Output disable to output in high-Z	t <sub>oHZ</sub>	0	30	0	35	ns	5

Notes: 1. A write occurs during the overlap of a low  $\overline{CS1}$ , and high CS2, and a high  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,CS2 going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high CS2 going low and  $\overline{WE}$  going high. Time  $t_{WP}$  is measured from the beginning of write to the end of write.

- 2.  $t_{CW}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
- 3.  $t_{AS}$  is measured from the address valid to the beginning of write.
- t<sub>WR</sub> is measured from the earliest of CS1 or WE going high or CS2 going low to the end of write cycle.
- 5. During this period, I/O pins are in the output state, therefore the input signals of the opposite phase to the outputs must not be applied.
- In the write cycle with OE low fixed, t<sub>wP</sub> must satisfy the following equation to avoid a problem of data bus contention

 $t_{\text{WP}} \ge t_{\text{WHZ}} \text{ max} + t_{\text{DW}} \text{ min.}$ 



Write Timing Waveform (1) (OE Clock)



#### Write Timing Waveform (2) ( $\overline{OE}$ Low Fixed) ( $\overline{OE}$ = V<sub>IL</sub>)

Parameter	Symbol	Min	Typ⁺¹	Max	Unit	Test conditions <sup>™</sup>
$V_{cc}$ for data retention	$V_{\text{DR}}$	2.0	—	—	V	$\label{eq:cs1} \begin{split} \overline{CS1} &\geq V_{\rm CC} - 0.2 \ V, \\ CS2 &\geq V_{\rm CC} - 0.2 \ V \ or \ CS2 \leq 0.2 \ V \end{split}$
Data retention current	I <sub>CCDR</sub>		1 <sup>*1</sup>	25 <sup>*2</sup>	μΑ	$\label{eq:V_cc} \begin{array}{l} V_{cc} = 3.0 \ \text{V}, \ 0 \ \text{V} \leq \text{Vin} \leq \text{V}_{cc} \\ \hline CS1 \geq \text{V}_{cc} \ -0.2 \ \text{V}, \ CS2 \geq \text{V}_{cc} \ -0.2 \ \text{V} \\ \text{or} \ 0 \ \text{V} \leq CS2 \leq 0.2 \ \text{V} \end{array}$
Chip deselect to data retention time	t <sub>cdr</sub>	0	_		ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *3	_	_	ns	
Notes: 1. Reference date	a at Ta = 25	°C.				

#### **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = 0 to $+70^{\circ}$ C)

2.  $10 \,\mu\text{A}$  max at Ta = 0 to +  $40^{\circ}\text{C}$ .

- 3.  $t_{RC}$  = read cycle time.
- 4. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be  $CS2 \ge V_{cc} - 0.2$  V or 0 V  $\le CS2 \le 0.2$  V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.

#### Low V<sub>CC</sub> Data Retention Timing Waveform (1) (CS1 Controlled)





Low  $V_{CC}$  Data Retention Timing Waveform (2) (CS2 Controlled)

## **Package Dimensions**

#### HM6264BLP Series (DP-28)



#### Package Dimensions (cont)

#### HM6264BLSP Series (DP-28N)



#### Package Dimensions (cont)

#### HM6264BLFP Series (FP-28DA)



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# HITACHI

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

#### For further information write to:

Hitachi Semiconductor (America) Inc. 2000 Sierra Point Parkway Brisbane, CA. 94005-1897 U S A Tel: 800-285-1601 Fax:303-297-0447 Hitachi Europe GmbH Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30-00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 01628-585000 Fax: 01628-585160 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

**HITACHI** 

## **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Sep. 5, 1995	Initial issue	I. Ogiwara	K. Yoshizaki
1.0	Dec. 6, 1995	Deletion of Preliminary	I. Ogiwara	K. Yoshizaki
2.0	Nov. 1997	Change of Subtitle Change of FP-28DA		