| /************************************* | 2 | <pre>main () { long *vtable; int count=1250000;</pre> |
|---|---|---|
| How is it done? | | /* set up interrupt mask in status register |
| Initialize the PI/T for nonlatched input (mode 0) Port A; and single buffered output thru Port B. | | asm(" move.w #\$2400,SR"); |
| 2. To maintain 5 secs interval, the timer is programmed in to count 5 secs in the interrupt mode. | | /* set up parallel ports (see p. 657 of the textbook) */ |
| 3. To coincide the I/O with the 5 secs mark, the I/O is done within the interrupt service routine. | e *****/ | <pre>*PGCR = 0x0F; /* Disable Port A & B */ *PADDR = 0x00; /* Set Port A as input */ *PBDR = 0xFF; /* set Port B as Output */ *PSRR = 0x00; /* set PI/T for no Interrupts */ *PBCR = 0x00; /* Set Port B Control */</pre> |
| /* Timer Register Addresses */ | | *PACR = 0x40; /* Set Port A Mode */ |
| <pre>#define tmr ((unsigned char*) 0xFE8021) /* Timer Base Address #define tcr ((unsigned char*) tmr) /* Timer Interrupt Vector #define cprh ((unsigned char*) tmr+2) /* Timer Interrupt Vector #define cprh ((unsigned char*) tmr+6) /* Preload Hi Reg #define cprl ((unsigned char*) tmr+10) /* Preload Lo Reg #define cnrh ((unsigned char*) tmr+12) /* Counter Hi Reg #define cnrh ((unsigned char*) tmr+14) /* Counter Hi Reg #define cnrl ((unsigned char*) tmr+16) /* Counter Mid Reg #define trr ((unsigned char*) tmr+10) /* Timer Status Reg #define twector 0x40 /* Timer Vector reg #define twrcntrl 0x80 /* Timer Mode /* Set PI/T */ #define PSRR (unsigned char*)0xFE8001 /* PI/T General Control Reg #define PSRR (unsigned char*)0xFE8001 /* PI/T Status Reg #define PSRR (unsigned char*)0xFE8001 /* PI/T Status Reg #define PACR (unsigned char*)0xFE8005 /* Port A Data Direction D #define PADR (unsigned char*)0xFE8005 /* Port A Data Direction D #define PBCR (unsigned char*)0xFE8005 /* Port B Data Reg #define PBDR (unsigned char*)0xFE8007 /* Port B Data Reg</pre> | */ Reg */ */ */ */ */ */ */ */ */ */ */ */ */ * | <pre>/****Prepare CPU for an interrupt processing**/ *tivr = 70; /* interrupt vector number (see p. 448 of the textbook) */ vtable = (long *) (70*4); /* vtable is an address, so the type of 70*4 which normally is a constant is changed to an address type by the casting operator (long *) **/ *vtable = (long) isr; /****Set up timer control register (textbook p. 671) */ *tcr = 0xA0; /* Set Timer Mode: count down to zero and then interrupt */ /* Set up the initial value of timer. */ *cprl = (unsigned char) count; count = count >> 8; /* shift right 8 bits */ *cprh = (unsigned char) count; *tcr = 0xA1; /* Start timer */ while (1) { /* Create an infinite loop which does nothing*/ } }</pre> |
| /* All of the above could have been saved in a header file and be incluin $\# include \ command \ */$ | uded | void isr() |
| <pre>void isr();</pre> | | <pre>{ printf("Five secs have passed\n\r");</pre> |
| | | *PBDR = *PADR; /* This is really the main job of isr * It copies the content of porta data regsiter (our input port) and then places it to port B (our output port)*/ |
| | | *tsr = 0x01; /* reset the ZDS bit so to re-enable the timer */ |
| | | <pre>asm(" rte"); /* return from exception */ /* It is to avoid to use the "rts" (return from subroutine) that will be automatically attached by the compiler. */ /* When an interrupt is invoked, the status register which contains the interrupt mask is pushed into the stack. That push operation is not executed for subroutine call. Therefore "rte" is different from "rts" in the extra stack pop operation. */ }</pre> |