# Lecture 4: Addressing modes

- An instruction in the MC68000 contains two types of information
  - The type of operation to be performed
  - The location of the operand(s) on which to perform the function: the **addressing modes**
- The MC68000 supports 14 different addressing modes
  - Data register direct
  - Address register direct
  - Absolute short
  - Absolute long
  - Register indirect
  - Post-increment register indirect
  - Pre-decrement register indirect
  - Register indirect with offset
  - Register indirect with index and offset
  - PC-relative with offset
  - PC-relative with index and offset
  - Immediate
  - Immediate quick
  - Implied register



MODE	ASSEMBLER SYNTAX	EFFECTIVE ADDRESS <ea> GENERATION</ea>
Data register direct	D <sub>n</sub>	<ea>=D<sub>n</sub></ea>
Address register direct	A <sub>n</sub>	<ea>= A<sub>n</sub></ea>
Absolute short	xxx.S or <xxx< th=""><th><ea>=(next word)</ea></th></xxx<>	<ea>=(next word)</ea>
Absolute long	xxx.L or >xxx	<ea>=(next two words)</ea>
Register indirect	(A <sub>n</sub> )	<ea>=(A<sub>n</sub>)</ea>
Post-increment register indirect	(A <sub>n</sub> )+	$< ea >= (A_n), (A_n) \leftarrow (A_n) + N$
Pre-decrement register indirect	-(A <sub>n</sub> )	$(A_n) \leftarrow (A_n) - N, < ea > = (A_n)$
Register indirect with offset	d <sub>16</sub> (A <sub>n</sub> )	<ea>= (A<sub>n</sub>)+d<sub>16</sub></ea>
Register indirect with index and offset	$d_8(A_n,X_n)$	$< ea >= (A_n) + (X_n) + d_8$
PC-relative with offset	d16(PC)	<ea>= (PC)+d<sub>16</sub></ea>
PC-relative with index and offset	d <sub>8</sub> (PC,X <sub>n</sub> )	$\langle ea \rangle = PC + (X_n) + d_8$
Immediate	#data (32 bits)	Data=next 2 word
Immediate quick	#data (16 bits)	Data=next word
Implied register	CCR,SR,SP,PC	<ea>= CCR,SR,SP,PC</ea>



R

## Data register direct

### Description

• data register (D0-D7) is the source or destination of data

### Example

 since '.B' is appended to MOVE, only the low byte of the destination data register is affected

INSTRUCTION	MOVE.B D0,D3			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
REFORE			D0	10204FFF
BEFORE			D3	1034F88A
			D0	10204FFF
AFTER			D3	1034F8FF



## Address register direct

### Description

- address register (A0-A7) is the destination of data
- only word or longword operands may be specified
- a word operand is sign-extended to fit the register

### Example

• The contents of A3 are copied onto A0

INSTRUCTION	MOVEA.L A3,A0			
	MEM	ORY		REGISTER
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE			AO	00200000
DEFURE			A3	0004F88A
AETED			AO	0004F88A
AFTER			A3	0004F88A



# Absolute short

### Description

- source or destination is a memory location whose address is specified in one extension word of the instruction
  - bits 16-23 of the full address are obtained by sign-extension of the 16-bit short address

#### Example

- source is immediate, destination is absolute short address
- since operation is '.W', source is sign-extended to two bytes

INSTRUCTION	MOVE.W #\$1E,\$800			
	MEM	MEMORY		REGISTER
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	000800	12		
	000801	34		
AFTED	000800	00		
AFTER	000801	1E		



# Absolute long

### Description

 source or destination is a memory location whose address is specified in two extension words of the instruction

#### Example

- source is immediate, destination is absolute long address
- since operation is '.B', only one byte of memory is changed

#### Note

• Often, the distinction between abs-short and abs-long is transparent to the programmer due to the use of labels

INSTRUCTION	MOVE.B #\$1E,\$8F000			
	MEMORY REGISTER			
	ADDRESS	ADDRESS CONTENTS		CONTENTS
BEFORE	08F000	FF		
AFTER	08F000	1E		



# Register indirect

- an address register contains the address of the source or destination operand
- Example
  - The instruction moves a longword stored in D0 to the memory location specified by the address in A0

INSTRUCTION	MOVE.L D0,(A0)			
	MEN	IORY		REGISTER
	ADDRESS	CONTENTS	NAME	CONTENTS
	001000	55		
BEFORE	001001	02	AO	00001000
BEFURE	001002	3F	DO	1043834F
	001003	00		
	001000	10		
	001001	43	AO	00001000
AFTER	001002	83	D0	1043834F
	001003	4F		



### Post-increment register indirect

- indicated by a '+' sign after ( $\mathbf{A}_{i}$ )
- after reading or writing data the address register is incremented by the number of bytes transferred
  - byte: [A<sub>i</sub>]←[A<sub>i</sub>]+1
  - word:  $[A_i] \leftarrow [A_i] + 2$
  - longword:  $[A_i] \leftarrow [A_i] + 4$

INSTRUCTION				
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
	001000	45		
DEFODE	001001	67	A5	00001000
BEFORE	001002	89	D0	0000FFFF
	001003	AB		
	001000	45		
	001001	67	A5	00001002
AFTER	001002	89	D0	00004567
	001003	AB		



### Pre-decrement register indirect

- indicated by a '-' sign **before**( $\mathbf{A}_{i}$ )
- **before** reading or writing data the address register is decremented by the number of bytes transferred
  - byte: [A<sub>i</sub>]←[A<sub>i</sub>]+1
  - word:  $[A_i] \leftarrow [A_i] + 2$
  - longword:  $[A_i] \leftarrow [A_i] + 4$

INSTRUCTION		MOVE.W D0,-	-(A7)	
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
	001000	10		
DEEODE	001001	12	A7	00001002
BEFORE	001002	83	DO	00000143
	001003	47		
	001000	01		
AFTER	001001	43	A7	00001000
AFTER	001002	83	D0	00000143
	001003	47		



## Register indirect with offset

### Description

- a variation of register indirect that includes a 16-bit signed offset (displacement) as an extension word in the instruction
- the sign-extended offset is added to the address register to form the effective address of the source or destination

#### Example

- effective address is 6 plus address register
- value stored in the address register does not change

INSTRUCTION	MOVE.W 6(A0),D0			
	MEMORY			REGISTER
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001026	07	A0	00001020
	001027	BF	D0	0000000
AFTER	001026	07	A0	00001020
	001027	BF	D0	000007BF



## Register indirect with index and offset

### Description

- another variation of register indirect. An index register is used as well as an 8-bit signed offset
- the effective address is formed by adding the sign-extended offset, the contents of the index register and the contents of the address register

#### Example

• <ea>=\$10+\$100A+\$2=\$101C

INSTRUCTION	MOVEA \$10(A0,D0.L),A1			
	MEMORY		REGISTER	
	ADDRESS	CONTENTS	NAME	CONTENTS
	001010	77	A0	0000100A
BEFORE	00101C	EF	A1	0000000
	00101D	10	DO	0000002
	001010	1212	A0	0000100A
AFTER	00101C 00101D	EF	A1	FFFFEF10
	OUTOTD	10	D0	0000002



### PC-relative with offset

- a 16-bit offset is added to PC to form effective address
- only source operand can be addressed this way
- this mode provides position-independent code
- assembler computes offset by subtracting PC from label

	$\square$	\$OFFE=\$2000-\$1000-	-\$2	
00001000		1	ORG	\$1000
00001000	3A3A OFFE	2	MOVE.W	COUNT(PC),D5
00002000		3	ORG	\$2000
00002000	ABCD	4	COUNT	DC.W \$ABCD
00002002		5	END	

INSTRUCTION	MOVE.W COUNT(PC),D5			
	MEMORY			REGISTER
	ADDRESS	CONTENTS	NAME	CONTENTS
BEFORE	001026	AB	PC	00001000
	001027	CD	D5	12345678
AFTER	001026	AB	PC	00001004
	001027	CD	D5	1234ABCD



## PC-relative with index and offset

#### Description

• an 8-bit signed offset plus an index register are used to compute the address relative to the PC

00001000 00001000 00001004 00001008	303C 0005 6100 0004 4E75	1 2 3 4		ORG MOVE.W BSR RTS	\$1000 #5,D0 SQUARE
0000100A 0000100E 00001010 00001016	<b>103B 0004</b> 4E75 000104091019	5 6 7 8	SQUARE TABLE	MOVE.B RTS DC.B END	<pre>TABLE(PC,D0.W),D0 0,1,4,9,16,25</pre>

INSTRUCTION	MOVE.B TABLE(PC,D0.W),D0				
	MEMORY		REGISTER		
_	ADDRESS	CONTENTS	NAME	CONTENTS	
BEFORE	001015	19	PC	0000100A	
			D0	ABCD0005	
AFTER	001015	19	PC	0000100E	
			D0	0000019	



## Immediate

- immediate address uses two extension words to hold the source operand
- data may be expressed in:
  - decimal (& prefix or none)
  - hexadecimal (\$ prefix)
  - octal (@ prefix)
  - binary (% prefix)
  - ASCII (string within '')

INSTRUCTION	MOVE.L #\$1FFFF,D0				
	MEM	ORY	REGISTER		
	ADDRESS	CONTENTS	NAME	CONTENTS	
BEFORE			DO	12345678	
AFTER			D0	0001FFFF	



## Immediate quick

- immediate quick addressing is an optimized case of immediate addressing whose binary code fits in one word (including the operand)
- immediate operand is sign-extended to fit the 32-bit destination
- available with the following instructions
  - MOVEQ (operand must be a 8-bit signed integer)
  - ADDQ (operand must be in the range 1 to 8)
  - SUBQ (operand must be in the range 1 to 8)

INSTRUCTION	MOVEQ #\$1F,D0				
	MEMO	ORY	REGISTER		
	ADDRESS	CONTENTS	NAME	CONTENTS	
BEFORE			DO	12345678	
AFTER			D0	000001F	

