HW, SW and Interface Graph
Refer the diagram in the handout.
These graphs are fed to the hardware, software and interface synthesis tools.
Hardware Graph:
- A separate hardware graph is generated for each node mapped to hardware.
- Hardware graph contains several sub-nodes. These are annotated with the transformation and sample period corresponding to implementation bins.
- The hardware synthesis tool generates a datapath and controller for each hardware graph.