Architecture Revisited
Instructions/cycle
- So much we can perform during a cycle
How to improve more instruction issued during a cycle?
- Exploit level of parallelism
- Reduce/eliminate delays (memory & branch)
ILP
- VLIW
- Superscalar
- EPIC (explicitly parallel instruction computing)