

ECEN474: (Analog) VLSI Circuit Design

Fall 2011

Lecture 7: Table-Based (g_m/I_D) Design



Sebastian Hoyos
Analog & Mixed-Signal Center
Texas A&M University

Announcements

- Reading
 - Will post g_m/I_D paper
 - Material is only supplementary reference
- HW2 due Monday 9:10AM
- Exam 1 Friday Sept. 30


Agenda

- Technology characterization for design
- Table-based (g_m/I_D) design example
- Adapted from Prof. B. Murmann (Stanford) notes

How to Design with Modern Sub-Micron (Nanometer) Transistors?


- Hand calculations with square-law model can deviate significantly from actual device performance
 - However, advanced model equations are too tedious for design
- Tempts designers to dive straight to simulation with little understanding on circuit performance trade-offs
 - “Spice Monkey” approach
- How can we accurately design when hand analysis models are way off?
- Employ a design methodology which leverages characterization data from BSIM simulations

The Problem



[Murmman]

The Solution




[Mурmann]



Technology Characterization for Design

- Generate data for the following over a reasonable range of g_m/I_D and channel lengths
 - Transit frequency (f_T)
 - Intrinsic gain (g_m/g_{ds})
 - Current density (I_D/W)
- Also useful is extrinsic capacitor ratios
 - C_{gd}/C_{gg} and C_{dd}/C_{gg}
- Parameters are (to first order) independent of transistor width, which enables “normalized design”
- Do design hand calculations using the generated technology data
- Still need to understand how the circuit operates for an efficient design!!!



Gm/Id





Gain




f_T



I_D/W




CS Amplifier Design Example



- Specifications
 - $0.6\mu\text{m}$ technology
 - $|A_v| \geq 4\text{V/V}$
 - $f_u \geq 100\text{MHz}$
 - $C_L = 5\text{pF}$
 - $V_{dd} = 3\text{V}$

CS Amplifier Small-Signal Model (No R_S)



$$\frac{v_o}{v_i} = \frac{(sC_{gd} - g_m)R_{||}}{s(C_L + C_{gd} + C_{db})R_{||} + 1}, \quad \text{where } R_{||} = \frac{r_o R_L}{r_o + R_L}$$

$$\omega_z = \frac{g_m}{C_{gd}} \quad (\text{located at very high frequency, } > \omega_T)$$

$$\omega_p = -\frac{1}{R_{||}(C_L + C_{gd} + C_{db})} \approx -\frac{1}{R_L C_L}$$

$$A_v = -g_m R_{||} \approx -g_m R_L$$

$$\omega_u = A_v \omega_p \approx \frac{g_m}{C_L}$$

Design Procedure

1. Determine g_m from design specifications
 - a. ω_u in this example
 2. Pick transistor L
 - a. Short channel \rightarrow high f_T (high bandwidth)
 - b. Long channel \rightarrow high r_o (high gain)
 3. Pick g_m/I_D (or f_T)
 - a. Large $g_m/I_D \rightarrow$ low power, large signal swing (low V_{ov})
 - b. Small $g_m/I_D \rightarrow$ high f_T (high speed)
 - c. May also be set by common-mode considerations
 4. Determine I_D/W from I_D/W vs g_m/I_D chart
 5. Determine W from I_D/W
- Other approaches exist

1. Determine g_m (& R_L)

- From ω_u and DC gain specification

$$\omega_u = A_v \omega_p \approx \frac{g_m}{C_L}$$

$$g_m = \omega_u C_L = 2\pi(100\text{MHz})(5\text{pF}) = 3.14\text{mA/V}$$

Note, this may be slightly low due to neglecting C_{gd} and C_{db}

$$A_v = -g_m R_{||} \approx -g_m R_L$$



$$R_L = \frac{A_v}{g_m}$$

Adding 20% margin to compensate for r_o effects

$$R_L = \frac{A_v}{g_m} = \frac{4.8}{3.14\text{mA/V}} = 1.5\text{k}\Omega$$

2. Pick Transistor L


- Need to look at gain and f_T plots



- Since amplifier $A_v \geq 4$, min channel length ($L=0.6\mu\text{m}$) will work with $g_m/I_D \sim > 2$
 - Min channel length provides highest f_T at this g_m/I_D setting



3. Pick g_m/I_D (or f_T)

- Setting I_D for $V_O=1.5V$ for large output swing range





$$\frac{g_m}{I_D} = \frac{3.14mA/V}{1mA} = 3.14V^{-1}$$

Verify Transistor Gain & f_T at g_m/I_D Setting



- Transistor gain=30.6 \gg amplifier $A_V \geq 4$
- Transistor $f_T=6.7\text{GHz}$ \gg amplifier $f_u=100\text{MHz}$
- g_m/I_D setting is acceptable

4. Determine Current Density (I_D/W)



- $g_m/I_D = 3.14\text{V}^{-1}$ maps to a current density of $20.2\mu\text{A}/\mu\text{m}$
- Verify current density is achievable at a reasonable V_{GS}
- $V_{GS} = 1.15\text{V}$ is reasonable with $V_{DD} = 3\text{V}$ & $V_{DS} = 1.5\text{V}$


5. Determine Transistor W from I_D/W

- From Step 3, we determined that $I_D = 1\text{mA}$

$$W = \frac{I_D}{(I_D/W)} = \frac{1\text{mA}}{20.2\mu\text{A}/\mu\text{m}} = 49.5\mu\text{m}$$

- For layout considerations and to comply with the technology design rules
 - Adjust $49.5\mu\text{m}$ to $49.2\mu\text{m}$ and realize with 8 fingers of $6.15\mu\text{m}$
 - This should match our predictions well, as the charts are extracted with a $6\mu\text{m}$ device
 - Although it shouldn't be too sensitive to exact finger width

Simulation Circuit



Operating Point Information


		Design Value			
NO:betaeff	9.97E-03	NO:csg	-3.68E-14	NO:qb	-5.03E-14
NO:cbb	2.48E-14	NO:css	4.32E-14	NO:qbd	-9.46E-14
NO:cbd	-1.28E-17	NO:cssbi	3.07E-14	NO:qbi	-5.03E-14
NO:cdbbi	5.56E-14	NO:gbd	0	NO:qbs	0
NO:cbg	-8.56E-15	NO:gbs	1.03E-10	NO:qd	-3.72E-15
NO:cbs	-1.63E-14	NO:gds	1.02E-04	NO:qdi	-8.10E-15
NO:cbsbi	-1.63E-14	NO:gm	3.13E-03	NO:qg	8.07E-14
NO:cdb	-4.26E-15	NO:gms	7.64E-04	NO:qgi	7.06E-14
NO:cdd	1.25E-14	NO:gmoveryid	3.131	NO:qinv	4.20E-03
NO:cddb	-5.56E-14	NO:i1	9.99E-04	NO:qsi	-1.21E-14
NO:cdg	-2.87E-14	NO:i3	-9.99E-04	NO:qsrco	-2.66E-14
NO:cds	2.05E-14	NO:i4	-8.00E-14	NO:region	2
NO:cgb	-1.42E-14	NO:ibd	-8.00E-14	NO:reversed	0
NO:cgbowl	0	NO:ibs	0	NO:ron	1.50E+03
NO:cgd	-1.25E-14	NO:ibulk	-8.00E-14	NO:type	0
NO:cgdbi	5.07E-17	NO:id	9.99E-04	NO:vbs	0
NO:cgdowl	1.26E-14	NO:ids	9.99E-04	NO:vdb	1.502
NO:cgg	7.41E-14	NO:igb	0	NO:vds	1.502
NO:cggbi	4.90E-14	NO:igcd	0	NO:vdsat	3.91E-01
NO:cgs	-4.74E-14	NO:igcs	0	NO:vfbeff	-9.65E-01
NO:cgsbi	-3.49E-14	NO:igd	0	NO:vgb	1.153
NO:cgsowl	1.26E-14	NO:igidl	0	NO:vgd	-3.49E-01
NO:cjd	5.56E-14	NO:igisl	0	NO:vgs	1.153
NO:cjs	0	NO:igs	0	NO:vgsteff	5.00E-01
NO:csb	-6.39E-15	NO:is	-9.99E-04	NO:vth	6.53E-01
NO:csd	-2.60E-17	NO:isub	0		
		NO:pwr	1.50E-03		

Total Cgate = Cgg = 74.1fF

Total Cdrain = Cdd + Cjd = 12.5fF + 55.6fF = 68.1fF

Total Csource = Ccss + Cjs = 43.2fF + 0fF = 43.2fF

AC Response



- Design is very close to specs
- Discrepancies come from neglecting r_o and C_{drain}
- With design table information we can include estimates of these in our original procedure for more accurate results

Next Time

- Current Mirrors