


ECEN474: (Analog) VLSI Circuit Design

Fall 2011

Lecture 3: MOS Transistor Modeling



Sebastian Hoyos

Analog & Mixed-Signal Center
Texas A&M University


Announcements

- No Lab this week
 - Lab 1 next week
- Current Reading
- Razavi's CMOS book chapter 2

Agenda

- MOS Transistor Modeling
 - Large-Signal “DC” Model
 - Small-Signal “AC” Model
 - MOS Capacitors

Triode Region




- Channel depth and transistor current is a function of the overdrive voltage, $V_{GS}-V_T$, and V_{DS}
- Because V_{DS} is small, V_{GC} is roughly constant across channel length and channel depth is roughly uniform

$$I_{DS} = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_{Tn} - 0.5V_{DS}) V_{DS}$$

For small V_{DS}

$$R_{DS} \approx \frac{1}{\frac{W}{L} \mu C_{ox} (V_{GS} - V_{Tn})}$$

Saturation Region




- Channel “pinches-off” when $V_{DS}=V_{GS}-V_T$ and the current saturates
- After channel charge goes to 0, the high lateral field “sweeps” the carriers to the drain and drops the extra V_{DS} voltage

$$I_{DS} = \frac{W}{2L} \mu_n C_{OX} (V_{GS} - V_{Tn})^2$$


$$V_{DSsat} = V_{GS} - V_T$$

MOS "Large-Signal" Output Characteristic



Note: $V_{ov} = V_{GS} - V_T$

OUTPUT RESISTANCE (SATURATION REGION)



- Real channel length

$$L_{ch} = L_{drawn} - 2L_D - \Delta L$$

- Drain current becomes

$$i_D = \frac{\mu C_{OX}}{2} \frac{W}{L_{ch}} [V_{GS} - V_T]^2$$

$$i_D = \frac{\mu C_{OX}}{2} \frac{W}{L_{eff} - \Delta L} [V_{GS} - V_T]^2$$

This effect is represented in SPICE by using λ

$$\text{error} \approx \frac{\Delta L}{L_{eff}}, \quad \Delta L \propto V_{DS}$$

$$i_D \approx \frac{\mu C_{OX}}{2} \frac{W}{L_{eff}} [V_{GS} - V_T]^2 [1 + \lambda V_{DS}]$$



$$\frac{\Delta L}{L_{eff}} = \lambda V_{DS}$$

L_D is side diffusion
 ΔL is due to channel modulation

Ideally $\lambda \rightarrow 0$
 Inversely proportional to $L!!!!!!$

OUTPUT RESISTANCE (SATURATION REGION)

Channel Length Modulation



Channel length modulation is a second (unreliable) order effect!


(Badly) Represented in SPICE by using λ or a more complex model.

Simulated and experimental results might be off by more than 100%


$$i_D \cong \frac{\mu C_{OX}}{2} \frac{W}{L_{eff}} [V_{GS} - V_T]^2 [1 + \lambda V_{DS}]$$

Measure this parameter!



MOS “Large-Signal” Output Characteristic with Finite Output Resistance



MOS "Large-Signal" Transfer Characteristic




Impact of Bulk Voltage




$$V_T = V_{T0} + \gamma \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right] \Rightarrow V_{T0} \Big|_{V_{SB}=0} \quad [\text{Razavi}]$$

$$\gamma = \frac{\sqrt{2q\epsilon_{si}N_{Bulk}}}{C_{ox}} \rightarrow \text{Body Effect Coefficient}$$

Large-Signal “DC” Response




Large-Signal “DC” + Small-Signal “AC” Response



- For small-signal analysis, we “linearize” the response about the DC operating point
- If the signal is small enough, linearity holds and the complete response is the summation of the large-signal “DC” response and the small-signal “AC” response

Low-Frequency Small-Signal Model



[Razavi]

$$i_{ds} = \frac{\partial I_{ds}}{\partial V_{gs}} v_{gs} + \frac{\partial I_{ds}}{\partial V_{bs}} v_{bs} + \frac{\partial I_{ds}}{\partial V_{ds}} v_{ds}$$

$$i_{ds} = g_m V_{gs} + g_{mb} V_{bs} + g_{ds} V_{ds}$$


$$g_m = \left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q \approx \mu C_{ox} \frac{W}{L_{eff}} (V_{gs} - V_T) \Big|_Q \quad \rightarrow \text{MOS transconductance}$$

$$1/r_o = g_0 = \left. \frac{\partial i_D}{\partial v_{ds}} \right|_Q \approx \left(\frac{\mu C_{ox}}{2} \right) \left(\frac{W}{L_{eff}} (V_{gs} - V_T)^2 \right) \Big|_Q \quad \lambda \equiv \lambda_{ID} \quad \rightarrow \text{Channel length modulation effect}$$

$$g_{mb} = \left. \frac{\partial i_D}{\partial v_{bs}} \right|_Q \approx \mu C_{ox} \frac{W}{L_{eff}} [V_{gs} - V_T] \Big|_Q * \left(-\frac{\partial V_T}{\partial v_{bs}} \Big|_Q \right) \approx \frac{\gamma g_m}{2\sqrt{2\phi_F + V_{SB}}} \quad \rightarrow \text{Body effect}$$

MOS Transistor: CAPACITORS

TRIODE REGION



Bottom-plate cap

SOURCE-BULK CAPACITANCE



$$C_{s-b} = \frac{1}{2} * \frac{\epsilon_{si} WL_{eff}}{t_{si}} + C_{bottom-source} + C_{sw-source}$$

DRAIN-BULK CAPACITANCE

$$C_{d-b} = \frac{1}{2} * \frac{\epsilon_{si} WL_{eff}}{t_{si}} + C_{bottom-drain} + C_{sw-drain}$$

GATE-CHANNEL CAPACITANCE

$$C_{G-CH} = WL C_{OX}$$

- Effective channel length (lateral diffusion)
 $L_{eff} = L - 2LD$

$$C_{G-CH} = WL_{eff} C_{OX}$$


CHANNEL-BULK CAPACITANCE

$$C_{Ch-b} = \frac{\epsilon_{si} WL_{eff}}{t_{si}}$$


$$C_{Ch-b} = \frac{\epsilon_{si} WL_{eff}}{t_{si}}$$

CAPACITANCES (CGS, CGD)

Lateral diffusion effects



SATURATION REGION



- Under diffusions overlap the transistor terminals and the gate leading to the overlapping capacitances

$$C_{GS-OV} = C_{GD-OV} = WL_D C_{OX}$$

**LD is technology dependent
(SPICE PARAMETER)**

- Effective channel length
 $L_{eff}=L-2LD$


$C_{SB} \rightarrow$ Source bulk (junction capacitor)

$C_{DB} \rightarrow$ Source bulk (junction capacitor)

$C_{ChB} \rightarrow$ Channel-bulk (junction capacitor)

$$C_{Ch-b} = \frac{2}{3} * \frac{\epsilon_{si} WL_{eff}}{t_{si}}, \quad t_{si}(V_{ch-b}) \sim t_{si}(V_{s-b})$$

Transistor Model: Capacitances



$$C_{SB} = C_{jb} + C_{jsw}$$

$$C_{DB} = C_{jb} + C_{jsw}$$

$$C_{ChB} = C_j * W * L$$

Triode

$$C_{GS} = \frac{\epsilon_{OX}}{t_{OX}} * \frac{W * L}{2} + \frac{\epsilon_{OX}}{t_{OX}} * W * L_D$$

$$C_{GD} = C_{GS}$$

$$C_{SB} = C_{js} * A_s + C_{jsw} * P_s + C_{js} * \frac{W * L}{2}$$

$$C_{DB} \cong C_{jd} * A_d + C_{jsw} * P_d + C_{jd} * \frac{W * L}{2}$$


Saturation

$$C_{GS} = \frac{2}{3} * \frac{\epsilon_{OX}}{t_{OX}} * W * L + \frac{\epsilon_{OX}}{t_{OX}} * W * L_D$$

$$C_{GD} = \frac{\epsilon_{OX}}{t_{OX}} * W * L_D$$

$$C_{SB} = C_{js} * A_s + C_{jsw} * P_s + \frac{2}{3} * C_{js} * W * L$$

$$C_{DB} \cong C_{jd} * A_d + C_{jsw} * P_d$$

**Figure 2.32****Solution**


For the transistor in Fig. 2.32(a), we have

$$C_{DB} = C_{SB} = WEC_j + 2(W + E)C_{jsw},$$

whereas for that in Fig. 2.32(b),



$$C_{DB} = \frac{W}{2}EC_j + 2\left(\frac{W}{2} + E\right)C_{jsw}$$

$$\begin{aligned} C_{SB} &= 2\left[\frac{W}{2}EC_j + 2\left(\frac{W}{2} + E\right)C_{jsw}\right] \\ &= WEC_j + 2(W + 2E)C_{jsw}. \end{aligned}$$



MOS Gate Capacitors Response

[Razavi]




Capacitances in 0.25 um CMOS Process


	$C_{ox}(fF/\mu m^2)$	$C_{ov}(fF/\mu m^2)$	$C_j(fF/\mu m^2)$	$C_{jsw}(fF/\mu m^2)$
NMOS	6	0.31	2	0.28
PMOS	6	0.27	1.9	0.22

Other resistors: Source/Drain

Drain/Source Resistance



Top view



- Drain/Source Resistance


In addition to the contact resistance ,
the diffusion resistance has to be
considered.

$$R_{series} = \frac{L_R}{W} (R_{IJ})$$

$$R_{series} = \left(\frac{L_R}{W} \right) \left(\frac{\delta}{t} \right)$$

- In SPICE, R_{IJ} is defined as RSH

Small Signal Model (Saturation region)



Small signal model (saturation region)

$$g_m = \left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q \approx \mu C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_T) \Bigg|_Q$$

$$g_0 = \left. \frac{\partial i_D}{\partial v_{ds}} \right|_Q \approx \left(\frac{\mu C_{ox}}{2} \right) \left(\frac{W}{L_{eff}} (V_{GS} - V_T)^2 \right) \Bigg|_Q \lambda$$

$$g_{mb} = \left. \frac{\partial i_D}{\partial v_{bs}} \right|_Q \approx \mu C_{ox} \left. \frac{W}{L_{eff}} [V_{GS} - V_T] \right|_Q * \left(- \left. \frac{\partial V_T}{\partial v_{bs}} \right|_Q \right) \cong \frac{\gamma g_m}{2\sqrt{2\phi_F + V_{SB}}}$$

$$i_D = \frac{\mu C_{ox}}{2} \frac{W}{L_{eff}} [V_{GS} - V_T]^2 [1 + \lambda V_{DS}]$$

$$V_T = V_{T0} + \gamma [\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F}]$$

$$i_D = \left. \frac{\mu C_{ox}}{2} \frac{W}{L_{eff}} [V_{GS} - V_T]^2 [1 + \lambda V_{DS}] \right|_Q + \left. \frac{\partial i_D}{\partial v_{gs}} \right|_Q v_{gs}$$

$$+ \left. \frac{\partial i_D}{\partial v_{ds}} \right|_Q v_{ds} + \left. \frac{\partial i_D}{\partial v_{bs}} \right|_Q v_{bs} + \dots$$

$$i_D \cong I_D + g_m v_{gs} + g_0 v_{ds} + g_{mb} v_{bs}$$